Effective simulation and debugging for a high-level hardware language using software compilers
Clément Pit-Claudel, Thomas Bourgeat, Stella Lau, Arvind, Adam Chlipala
2021年份
12被引次数
6顶会引用
摘要
Rule-based hardware-design languages (RHDLs) promise to enhance developer productivity by offering convenient abstractions. Advanced compiler technology keeps the cost of these abstractions low, generating circuits with excellent area and timing properties.
问问这篇 Paper
问问你的智能体。
Lune 读过与它相关的顶会 Paper,每个回答都会注明依据哪几篇。
引用它的顶会 Paper6
- RepCut: Superlinear Parallel RTL Simulation with Replication-Aided PartitioningHaoyuan Wang, Scott BeamerASPLOS 2023 · 被引用 25 次
- Manticore: Hardware-Accelerated RTL Simulation with Static Bulk-Synchronous ParallelismMahyar Emami, Sahand Kashani, Keisuke Kamahori, Mohammad Sepehr Pourghannad 等ASPLOS 2023 · 被引用 16 次
- Debugging in the brave new world of reconfigurable hardwareJiacheng Ma, Gefei Zuo, Kevin Loughlin, Haoyang Zhang 等ASPLOS 2022 · 被引用 16 次
- Accelerating RTL Simulation with Hardware-Software Co-DesignFares Elsabbagh, Shabnam Sheikhha, Victor A. Ying, Quan M. Nguyen 等MICRO 2023 · 被引用 14 次
- Stepwise Debugging for Hardware AcceleratorsGriffin Berlstein, Rachit Nigam, Christophe Gyurgyik, Adrian SampsonASPLOS 2023 · 被引用 2 次
相关 Paper
- BHDL: A Lucid, Expressive, and Embedded Programming Language and System for PCB DesignsHebi Li, Youbiao He, Qi Xiao, Jin Tian 等DAC 2021 · 被引用 1 次
- Wavefront Threading Enables Effective High-Level SynthesisBlake Pelton, Adam Sapek, Ken Eguro, Daniel Lo 等PLDI 2024 · 被引用 4 次
- Polymorphic Blocks: Unifying High-level Specification and Low-level Control for Circuit Board DesignRichard Lin, Rohit Ramesh, Connie Chi, Nikhil Jain 等UIST 2020 · 被引用 12 次
- Modular Hardware Design with Timeline TypesRachit Nigam, Pedro Henrique Azevedo de Amorim, Adrian SampsonPLDI 2023 · 被引用 16 次
- Weaving Schematics and Code: Interactive Visual Editing for Hardware Description LanguagesRichard Lin, Rohit Ramesh, Nikhil Jain, Josephine Koe 等UIST 2021 · 被引用 15 次
