Debugging in the brave new world of reconfigurable hardware
Jiacheng Ma, Gefei Zuo, Kevin Loughlin, Haoyang Zhang, Andrew Quinn, Baris Kasikci
摘要
Software and hardware development cycles have traditionally been quite distinct. Software allows post-deployment patches, which leads to a rapid development cycle. In contrast, hardware bugs that are found after fabrication are extremely costly to fix (and sometimes even unfixable), so the traditional hardware development cycle involves massive investment in extensive simulation and formal verification. Reconfigurable hardware, such as a Field Programmable Gate Array (FPGA), promises to propel hardware development towards an agile software-like development approach, since it enables a hardware developer to patch bugs that are detected during on-chip testing or in production. Unfortunately, FPGA programmers lack bug localization tools amenable to this rapid development cycle, since past tools mainly find bugs via simulation and verification. To develop hardware bug localization tools for a rapid development cycle, a thorough understanding of the symptoms, root causes, and fixes of hardware bugs is needed.
In this paper, we first study bugs in existing FPGA designs and produce a testbed of reliably-reproducible bugs. We classify the bugs according to their intrinsic properties, symptoms, and root causes. We demonstrate that many hardware bugs are comparable to software bug counterparts, and would benefit from similar techniques for bug diagnosis and repair. Based upon our findings, we build a novel collection of hybrid static/dynamic program analysis and monitoring tools for debugging FPGA designs, showing that our tools enable a software-like development cycle by effectively reducing developers' manual efforts for bug localization.
• Hardware → Reconfigurable logic and FPGAs; • Software and its engineering → Software testing and debugging.
问问这篇 Paper
智能体会读完全文。
Lune 把这篇 Paper 索引到了每一个公式,引用它的顶会 Paper 也一样。你提问,回答直接引用原文。
引用它的顶会 Paper8
- Towards Developing High Performance RISC-V Processors Using Agile MethodologyYinan Xu, Zihao Yu, Dan Tang, Guokai Chen 等MICRO 2022 · 被引用 108 次
- RTL-Repair: Fast Symbolic Repair of Hardware Design CodeKevin Laeufer, Brandon Fajardo, Abhik Ahuja, Vighnesh Iyer 等ASPLOS 2024 · 被引用 14 次
- UVLLM: An Automated Universal RTL Verification Framework using LLMsYuchen Hu, Junhao Ye, Ke Xu, Jialin Sun 等DAC 2025 · 被引用 4 次
- Stepwise Debugging for Hardware AcceleratorsGriffin Berlstein, Rachit Nigam, Christophe Gyurgyik, Adrian SampsonASPLOS 2023 · 被引用 2 次
- TurboFuzz: FPGA Accelerated Hardware Fuzzing for Processor Agile VerificationYang Zhong, Haoran Wu, Xueqi Li, Sa Wang 等HPCA 2026 · 被引用 1 次
它引用的顶会 Paper15
- HardFails: Insights into Software-Exploitable Hardware BugsGhada Dessouky, David Gens, Patrick Haney, Garrett Persyn 等USENIX Security 2019 · 被引用 149 次
- Do OS abstractions make sense on FPGAs?Dario Korolija, Timothy Roscoe, Gustavo AlonsoOSDI 2020 · 被引用 114 次
- Virtualizing FPGAs in the CloudYue Zha, Jing LiASPLOS 2020 · 被引用 92 次
- A Hypervisor for Shared-Memory FPGA PlatformsJiacheng Ma, Gefei Zuo, Kevin Loughlin, Xiaohe Cheng 等ASPLOS 2020 · 被引用 64 次
- I-SPY: Context-Driven Conditional Instruction Prefetching with CoalescingTanvir Ahmed Khan, Akshitha Sriraman, Joseph Devietti, Gilles Pokam 等MICRO 2020 · 被引用 37 次
相关 Paper
- Vidi: Record Replay for Reconfigurable HardwareGefei Zuo, Jiacheng Ma, Andrew Quinn, Baris KasikciASPLOS 2023 · 被引用 1 次
- Exploiting Sophisticated Static Analysis for VerilogQinlin Chen, Nairen Zhang, Jinpeng Wang, Jiacai Cui 等PLDI 2026
- CirFix: automatically repairing defects in hardware design codeHammad Ahmad, Yu Huang, Westley WeimerASPLOS 2022 · 被引用 23 次
- Towards Understanding the Bugs in Verilator, a Hardware Description Language CompilerSongyan Jiang, Maolin Sun, Kang Chen, Qingyang Li 等ISSTA 2026
- PLD: fast FPGA compilation to make reconfigurable acceleration compatible with modern incremental refinement software developmentYuanlong Xiao, Eric Micallef, Andrew Butt, Matthew Hofmann 等ASPLOS 2022 · 被引用 17 次
