CircuitNet 2.0: An Advanced Dataset for Promoting Machine Learning Innovations in Realistic Chip Design Environment
Xun Jiang, Zhuomin Chai, Yuxiang Zhao, Yibo Lin, Runsheng Wang, Ru Huang
Abstract
Integrated circuits or chips are key to enable computing in modern industry. Designing a chip relies on human experts to produce chip data through professional electronic design automation (EDA) software and complicated procedures. Nowadays, prompted by the wide variety of machine learning (ML) datasets, we have witnessed great advancement of ML algorithms in computer vision, natural language processing, and other fields. However, in chip design, high human workload and data sensitivity cause the lack of public datasets, which hinders the progress of ML development for EDA. To this end, we introduce an advanced large-scale dataset, CircuitNet 2.0 1 , which targets promoting ML innovations in a realistic chip design environment. In order to approach the realistic chip design space, we collect more than 10,000 samples with a variety of chip designs (e.g., CPU, GPU, and AI Chip). All the designs are conducted through complete commercial design flows in a widely-used technology node, 14nm FinFET. We collect comprehensive data, including routability, timing, and power, from the design flow to support versatile ML tasks in EDA. Besides, we also introduce some realistic ML tasks with CircuitNet 2.0 to verify the potential for boosting innovations.
Ask about this paper
Your agent reads all of it.
Lune indexed this paper to the last equation, along with the top-tier papers that cite it. Ask a question and the answer quotes them.
Cited by top-tier papers6
- CORE: Collaborative Optimization with Reinforcement Learning and Evolutionary Algorithm for FloorplanningPengyi Li, Shixiong Kai, Jianye Hao, Ruizhe Zhong et al.NeurIPS 2025 · 1 citation
- AIM: Software and Hardware Co-design for Architecture-level IR-drop Mitigation in High-performance PIMYuanpeng Zhang, Xing Hu, Xi Chen, Zhihang Yuan et al.ISCA 2025 · 1 citation
- SynC-LLM: Generation of Large-Scale Synthetic Circuit Code with Hierarchical Language ModelsShang Liu, Yao Lu, Wenji Fang, Jing Wang et al.EMNLP 2025
- VeriHGN: Heterogeneous Graph-Based Congestion Prediction for Chip Layout VerificationRunbang Hu, Bo Fang, Bingzhe Li, Yuede JiKDD 2026
- R2G: A Multi-View Circuit Graph Benchmark Suite from RTL to GDSIIZewei Zhou, Jiajun Zou, Jiajia Zhang, Ao Yang et al.CVPR 2026
Builds on4
- A timing engine inspired graph neural network model for pre-routing slack predictionZizheng Guo, Mingjie Liu, Jiaqi Gu, Shuhan Zhang et al.DAC 2022 · 121 citations
- Versatile Multi-stage Graph Neural Network for Circuit RepresentationShuwen Yang, Zhihao Yang, Dong Li, Yingxue Zhang et al.NeurIPS 2022 · 72 citations
- Vortex: Extending the RISC-V ISA for GPGPU and 3D-GraphicsBlaise Tine, Krishna Praveen Yalamarthy, Fares Elsabbagh, Hyesoon KimMICRO 2021 · 61 citations
- LHNN: lattice hypergraph neural network for VLSI congestion predictionBowen Wang, Guibao Shen, Dong Li, Jianye Hao et al.DAC 2022 · 33 citations
Related papers
- CircuitNet 3.0: A Multi-Modal Dataset with Task-Oriented Augmentation for AI-Driven Circuit DesignMingjun Wang, Yihan Wen, Yuntao Lu, Fengrui Liu et al.ICLR 2026
- Towards collaborative intelligence: routability estimation based on decentralized private dataJingyu Pan, Chen-Chia Chang, Zhiyao Xie, Ang Li et al.DAC 2022 · 9 citations
- OSIRIS: Bridging Analog Circuit Design and Machine Learning with Scalable Dataset GenerationGiuseppe Chiari, Michele Piccoli, Davide ZoniICLR 2026 · 4 citations
- FedEDA: Federated Learning Framework for Privacy-Preserving Machine Learning in EDAJoonseok Kim, Donggyu Kim, Seonghyeon Park, Seokhyeong KangDAC 2025 · 1 citation
- SynCircuit: Automated Generation of New Synthetic RTL Circuits Can Enable Big Data in CircuitsShang Liu, Jing Wang, Wenji Fang, Zhiyao XieDAC 2025 · 1 citation
