LHNN: lattice hypergraph neural network for VLSI congestion prediction
Bowen Wang, Guibao Shen, Dong Li, Jianye Hao, Wulong Liu, Yu Huang, Hongzhong Wu, Yibo Lin, Guangyong Chen, Pheng-Ann Heng
Abstract
Precise congestion prediction from a placement solution plays a crucial role in circuit placement. This work proposes the lattice hypergraph (LH-graph), a novel graph formulation for circuits, which preserves netlist data during the whole learning process, and enables the congestion information propagated geometrically and topologically. Based on the formulation, we further developed a heterogeneous graph neural network architecture LHNN, jointing the routing demand regression to support the congestion spot classification. LHNN constantly achieves more than 35% improvements compared with U-nets and Pix2Pix on the F1 score. We expect our work shall highlight essential procedures using machine learning for congestion prediction.
Ask about this paper
Your agent reads all of it.
Lune indexed this paper to the last equation, along with the top-tier papers that cite it. Ask a question and the answer quotes them.
Your agent calls
Luneget_paper_fulltext
Free to start. No credit card required.
Terminal
Install the CLIlune papers fulltext a0b18695-8bcd-4fc1-9e69-786b3c03ba07Cited by top-tier papers14
- Versatile Multi-stage Graph Neural Network for Circuit RepresentationShuwen Yang, Zhihao Yang, Dong Li, Yingxue Zhang et al.NeurIPS 2022 · 72 citations
- CircuitNet 2.0: An Advanced Dataset for Promoting Machine Learning Innovations in Realistic Chip Design EnvironmentXun Jiang, Zhuomin Chai, Yuxiang Zhao, Yibo Lin et al.ICLR 2024 · 32 citations
- Mitigating Distribution Shift for Congestion Optimization in Global PlacementSu Zheng, Lancheng Zou, Siting Liu, Yibo Lin et al.DAC 2023 · 18 citations
- A Circuit Domain Generalization Framework for Efficient Logic Synthesis in Chip DesignZhihai Wang, Lei Chen, Jie Wang, Yinqi Bai et al.ICML 2024 · 13 citations
- PowPrediCT: Cross-Stage Power Prediction with Circuit-Transformation-Aware LearningYufan Du, Zizheng Guo, Xun Jiang, Zhuomin Chai et al.DAC 2024 · 12 citations
Related papers
- MIHC: Multi-View Interpretable Hypergraph Neural Networks with Information Bottleneck for Chip Congestion PredictionZeyue Zhang, Heng Ping, Peiyu Zhang, Nikos Kanakaris et al.NeurIPS 2025 · 5 citations
- VeriHGN: Heterogeneous Graph-Based Congestion Prediction for Chip Layout VerificationRunbang Hu, Bo Fang, Bingzhe Li, Yuede JiKDD 2026
- VLSI Structure-aware Placement for Convolutional Neural Network Accelerator UnitsYun Chou, Jhih-Wei Hsu, Yao-Wen Chang, Tung-Chieh ChenDAC 2021 · 11 citations
- High-level synthesis performance prediction using GNNs: benchmarking, modeling, and advancingNan Wu, Hang Yang, Yuan Xie, Pan Li et al.DAC 2022 · 57 citations
- Functionality matters in netlist representation learningZiyi Wang, Chen Bai, Zhuolun He, Guangliang Zhang et al.DAC 2022 · 45 citations
