R2G: A Multi-View Circuit Graph Benchmark Suite from RTL to GDSII
Zewei Zhou, Jiajun Zou, Jiajia Zhang, Ao Yang, Ruichao He, Haozheng Zhou, Ao Liu, Jiawei Liu, Leilei Jin, Shan Shen, Daying Sun
Abstract
Graph neural networks (GNNs) are increasingly applied to physical design tasks such as congestion prediction and wirelength estimation, yet progress is hindered by inconsistent circuit representations and the absence of controlled evaluation protocols. We present R2G (RTL-to-GDSII), a multi-view circuit-graph benchmark suite that standardizes five stage-aware views with information parity (every view encodes the same attribute set, differing only in where features attach) over 30 open-source IP cores (up to nodes/edges). R2G provides an end-to-end DEF-to-graph pipeline spanning synthesis, placement, and routing stages, together with loaders, unified splits, domain metrics, and reproducible baselines. By decoupling representation choice from model choice, R2G isolates a confound that prior EDA and graph-ML benchmarks leave uncontrolled. In systematic studies with GINE, GAT, and ResGatedGCN, we find: (i) view choice dominates model choice, with Test R varying by more than 0.3 across representations for a fixed GNN; (ii) node-centric views generalize best across both placement and routing; and (iii) decoder-head depth (3--4 layers) is the primary accuracy driver, turning divergent training into near-perfect predictions (R^2$$>0.99). Code and datasets are available at https://github.com/ShenShan123/R2G.
Ask about this paper
Your agent reads all of it.
Lune indexed this paper to the last equation, along with the top-tier papers that cite it. Ask a question and the answer quotes them.
Your agent calls
Luneget_paper_fulltext
Free to start. No credit card required.
Terminal
Install the CLIlune papers fulltext 8eb61bc8-a4cf-48d2-a119-14f13bcf61f6Builds on7
- Open Graph Benchmark: Datasets for Machine Learning on GraphsWeihua Hu, Matthias Fey, Marinka Zitnik, Yuxiao Dong et al.NeurIPS 2020 · 3,935 citations
- A timing engine inspired graph neural network model for pre-routing slack predictionZizheng Guo, Mingjie Liu, Jiaqi Gu, Shuhan Zhang et al.DAC 2022 · 121 citations
- Versatile Multi-stage Graph Neural Network for Circuit RepresentationShuwen Yang, Zhihao Yang, Dong Li, Yingxue Zhang et al.NeurIPS 2022 · 72 citations
- CircuitNet 2.0: An Advanced Dataset for Promoting Machine Learning Innovations in Realistic Chip Design EnvironmentXun Jiang, Zhuomin Chai, Yuxiang Zhao, Yibo Lin et al.ICLR 2024 · 32 citations
- CktGNN: Circuit Graph Neural Network for Electronic Design AutomationZehao Dong, Weidong Cao, Muhan Zhang, Dacheng Tao et al.ICLR 2023 · 12 citations
Related papers
- MIHC: Multi-View Interpretable Hypergraph Neural Networks with Information Bottleneck for Chip Congestion PredictionZeyue Zhang, Heng Ping, Peiyu Zhang, Nikos Kanakaris et al.NeurIPS 2025 · 5 citations
- VeriHGN: Heterogeneous Graph-Based Congestion Prediction for Chip Layout VerificationRunbang Hu, Bo Fang, Bingzhe Li, Yuede JiKDD 2026
- High-level synthesis performance prediction using GNNs: benchmarking, modeling, and advancingNan Wu, Hang Yang, Yuan Xie, Pan Li et al.DAC 2022 · 57 citations
- DynamicRTL: RTL Representation Learning for Dynamic Circuit BehaviorRuiyang Ma, Yunhao Zhou, Yipeng Wang, Yi Liu et al.AAAI 2026
- LHNN: lattice hypergraph neural network for VLSI congestion predictionBowen Wang, Guibao Shen, Dong Li, Jianye Hao et al.DAC 2022 · 33 citations
