Bringing source-level debugging frameworks to hardware generators
Keyi Zhang, Zain Asgar, Mark Horowitz
Abstract
High-level hardware generators have significantly increased the productivity of design engineers. They use software engineering constructs to reduce the repetition required to express complex designs and enable more composability. However, these benefits are undermined by a lack of debugging infrastructure, requiring hardware designers to debug generated, usually incomprehensible, RTL code. This paper describes a framework that connects modern software source-level debugging frameworks to RTL created from hardware generators. Our working prototype offers an Integrated Development Environment (IDE) experience for generators such as RocketChip (Chisel), allowing designers to set breakpoints in complex source code, relate RTL simulation state back to source-level variables, and do forward and backward debugging, with almost no simulation overhead (less than 5%).
Ask about this paper
Your agent reads all of it.
Lune indexed this paper to the last equation, along with the top-tier papers that cite it. Ask a question and the answer quotes them.
Your agent calls
Luneget_paper_fulltext
Free to start. No credit card required.
Terminal
Install the CLIlune papers fulltext 5ea2be4b-8104-4dc9-a95e-f931108e1d63Cited by top-tier papers2
- RTL-Repair: Fast Symbolic Repair of Hardware Design CodeKevin Laeufer, Brandon Fajardo, Abhik Ahuja, Vighnesh Iyer et al.ASPLOS 2024 · 14 citations
- Stepwise Debugging for Hardware AcceleratorsGriffin Berlstein, Rachit Nigam, Christophe Gyurgyik, Adrian SampsonASPLOS 2023 · 2 citations
Builds on1
Related papers
- Hestia: An Efficient Cross-Level Debugger for High-Level SynthesisRuifan Xu, Jin Luo, Yawen Zhang, Yibo Lin et al.MICRO 2024 · 4 citations
- QiMeng-ChipV-RTL: Exploiting Information Locality for IP-level Verilog GenerationHanqi Lyu, Di Huang, Yaoyu Zhu, Kangcheng Liu et al.ICML 2026 · 1 citation
- Finding Bugs in RTL Descriptions: High-Level Synthesis to the RescueBaharealsadat Parchamdar, Benjamin Carrión SchäferDAC 2024 · 3 citations
- Democratizing and Accelerating Hardware Verification with Software-Native OptimizationYunlong Xie, Zhicheng Yao, Fangyuan Song, Jincheng Liu et al.ISCA 2026
- GSIM: Accelerating RTL Simulation for Large-Scale DesignsLu Chen, Dingyi Zhao, Zihao Yu, Ninghui Sun et al.DAC 2025 · 1 citation
