Democratizing and Accelerating Hardware Verification with Software-Native Optimization
Yunlong Xie, Zhicheng Yao, Fangyuan Song, Jincheng Liu, Junyue Wang, Haojin Tang, Lu Chen, Yinan Xu, Ziqing Zhang, Ziyuan Gao, Duan Yu, Hongtao Zhou
Abstract
Hardware verification accounts for a substantial portion of chip development effort, and improving its efficiency remains an ongoing challenge. Traditional hardware verification emphasizes reuse of verification assets, while emerging software-based frameworks embed verification in generalpurpose programming languages to improve usability and attract a broader range of developers. However, these frameworks remain simulator-centric, relying heavily on simulator-controlled timing, transaction lifecycles, and observability, which limits further democratization and acceleration of verification. We present UnityChip Verification (UCV), a software-native verification platform that recenters event scheduling and control within an explicit software event loop while treating simulators as pluggable backends. UCV identifies and addresses three key challenges: the programming paradigm gap between software and hardware timing, the difficulty of composing established verification components, and the performance-debuggability tradeoff. Evaluation on XiangShan and RocketChip shows that UCV improves both acceleration and democratization. UCV delivers up to faster runtime and 76% lower memory usage than Cocotb, and achieves 16.6% higher throughput when reusing existing components. In community deployments, newcomers with software backgrounds contributed meaningful verification artifacts, with 26.3% producing runnable tests and 11 collectively uncovering 30 previously unknown bugs, indicating that UCV significantly lowers the entry barrier and broadens participation.
Ask about this paper
Ask your agent about it.
Lune has read the top-tier papers around this one, so every answer names the papers it rests on.
Your agent calls
Lunesearch_papers
Free to start. No credit card required.
Terminal
Install the CLIlune papers get e9d13787-06f3-4bd6-bb80-c3d55b17241fRelated papers
- DiffTest-H: Toward Semantic-Aware Communication in Hardware-Accelerated Processor VerificationKunlin You, Yinan Xu, Kehan Feng, Luoshan Cai et al.MICRO 2025 · 1 citation
- Formally Verifying Arithmetic Chisel Designs for All Bit Widths at OnceWeizhi Feng, Yicheng Liu, Jiaxiang Liu, David N. Jansen et al.DAC 2024
- UniQ: A Unified Programming Model for Efficient Quantum Circuit SimulationChen Zhang, Haojie Wang, Zixuan Ma, Lei Xie et al.SC 2022 · 11 citations
- GSIM: Accelerating RTL Simulation for Large-Scale DesignsLu Chen, Dingyi Zhao, Zihao Yu, Ninghui Sun et al.DAC 2025 · 1 citation
- Bringing source-level debugging frameworks to hardware generatorsKeyi Zhang, Zain Asgar, Mark HorowitzDAC 2022 · 7 citations
