RL-MUL: Multiplier Design Optimization with Deep Reinforcement Learning
Dongsheng Zuo, Yikang Ouyang, Yuzhe Ma
摘要
Multiplication is a fundamental operation in many applications, and multipliers are widely adopted in various circuits. However, optimizing multipliers is challenging and non-trivial due to the huge design space. In this paper, we propose RL-MUL, a multiplier design optimization framework based on reinforcement learning. Specifically, we utilize matrix and tensor representations for the compressor tree of a multiplier, based on which the convolutional neural networks can be seamlessly incorporated as the agent network. The agent can learn to adjust the multiplier structure based on a Pareto-driven reward which is customized to accommodate the trade-off between area and delay. Experiments are conducted on different bit widths of multipliers. The results demonstrate that the multipliers produced by RL-MUL dominate all baseline designs in terms of both area and delay. The performance gain of RL-MUL is further validated by comparing the area and delay of processing element arrays using multipliers from RL-MUL and baseline approaches.
问问这篇 Paper
智能体会读完全文。
Lune 把这篇 Paper 索引到了每一个公式,引用它的顶会 Paper 也一样。你提问,回答直接引用原文。
引用它的顶会 Paper5
- Towards Next-Generation Logic Synthesis: A Scalable Neural Circuit Generation FrameworkZhihai Wang, Jie Wang, Qingyue Yang, Yinqi Bai 等NeurIPS 2024 · 被引用 17 次
- Scalable and Effective Arithmetic Tree Generation for Adder and Multiplier DesignsYao Lai, Jinxin Liu, David Z. Pan, Ping LuoNeurIPS 2024 · 被引用 14 次
- CircuitVAE: Efficient and Scalable Latent Circuit OptimizationJialin Song, Aidan M. Swope, Robert Kirby, Rajarshi Roy 等DAC 2024 · 被引用 6 次
- High-Performance Arithmetic Circuit Optimization via Differentiable Architecture SearchXilin Xia, Jie Wang, Wanbo Zhang, Zhihai Wang 等NeurIPS 2025 · 被引用 3 次
- Computing Circuits Optimization via Model-Based Circuit Genetic EvolutionZhihai Wang, Jie Wang, Xilin Xia, Dongsheng Zuo 等ICLR 2025
它引用的顶会 Paper2
- GCN-RL Circuit Designer: Transferable Transistor Sizing with Graph Neural Networks and Reinforcement LearningHanrui Wang, Kuan Wang, Jiacheng Yang, Linxiao Shen 等DAC 2020 · 被引用 326 次
- PrefixRL: Optimization of Parallel Prefix Circuits using Deep Reinforcement LearningRajarshi Roy, Jonathan Raiman, Neel Kant, Ilyas Elkin 等DAC 2021 · 被引用 53 次
相关 Paper
- A Hierarchical Adaptive Multi-Task Reinforcement Learning Framework for Multiplier Circuit DesignZhihai Wang, Jie Wang, Dongsheng Zuo, Yunjie Ji 等ICML 2024 · 被引用 16 次
- Storage Efficient and Dynamic Flexible Runtime Channel Pruning via Deep Reinforcement LearningJianda Chen, Shangyu Chen, Sinno Jialin PanNeurIPS 2020 · 被引用 31 次
- Automated Design of Complex Analog Circuits with Multiagent based Reinforcement LearningJinxin Zhang, Jiarui Bao, Zhangcheng Huang, Xuan Zeng 等DAC 2023 · 被引用 27 次
- DNN-Opt: An RL Inspired Optimization for Analog Circuit Sizing using Deep Neural NetworksAhmet Faruk Budak, Prateek Bhansali, Bo Liu, Nan Sun 等DAC 2021 · 被引用 94 次
- DECORE: Deep Compression with Reinforcement LearningManoj Alwani, Yang Wang, Vashisht MadhavanCVPR 2022 · 被引用 42 次
