Computing Circuits Optimization via Model-Based Circuit Genetic Evolution
Zhihai Wang, Jie Wang, Xilin Xia, Dongsheng Zuo, Lei Chen, Yuzhe Ma, Jianye Hao, Mingxuan Yuan, Feng Wu
摘要
Optimizing computing circuits such as multipliers and adders is a fundamental challenge in modern integrated circuit design. Recent efforts propose formulating this optimization problem as a reinforcement learning (RL) proxy task, offering a promising approach to search high-speed and area-efficient circuit design solutions. However, we show that the RL-based formulation (proxy task) converges to a local optimal design solution (original task) due to the deceptive reward signals and incrementally localized actions in the RL-based formulation. To address this challenge, we propose a novel model-based circuit genetic evolution (MUTE) framework, which reformulates the problem as a genetic evolution process by proposing a grid-based genetic representation of design solutions. This novel formulation avoids misleading rewards by evaluating and improving generated solutions using the true objective value rather than proxy rewards. To promote globally diverse exploration, MUTE proposes a multi-granularity genetic crossover operator that recombines design substructures at varying column ranges between two grid-based genetic solutions. To the best of our knowledge, MUTE is the first to reformulate the problem as a circuit genetic evolution process, which enables effectively searching for global optimal design solutions. We evaluate MUTE on several fundamental computing circuits, including multipliers, adders, and multiply-accumulate circuits. Experiments on these circuits demonstrate that MUTE significantly Pareto-dominates state-of-the-art approaches in terms of both area and delay. Moreover, experiments demonstrate that circuits designed by MUTE well generalize to large-scale computation-intensive circuits as well.
问问这篇 Paper
智能体会读完全文。
Lune 把这篇 Paper 索引到了每一个公式,引用它的顶会 Paper 也一样。你提问,回答直接引用原文。
引用它的顶会 Paper5
- High-Performance Arithmetic Circuit Optimization via Differentiable Architecture SearchXilin Xia, Jie Wang, Wanbo Zhang, Zhihai Wang 等NeurIPS 2025 · 被引用 3 次
- A Graph Enhanced Symbolic Discovery Framework For Efficient Logic OptimizationYinqi Bai, Jie Wang, Lei Chen, Zhihai Wang 等ICLR 2025
- HyperTree Planning: Enhancing LLM Reasoning via Hierarchical ThinkingRunquan Gui, Zhihai Wang, Jie Wang, Chi Ma 等ICML 2025
- Apollo-MILP: An Alternating Prediction-Correction Neural Solving Framework for Mixed-Integer Linear ProgrammingHaoyang Liu, Jie Wang, Zijie Geng, Xijun Li 等ICLR 2025
- LaMPlace: Learning to Optimize Cross-Stage Metrics in Macro PlacementZijie Geng, Jie Wang, Ziyan Liu, Siyuan Xu 等ICLR 2025
它引用的顶会 Paper37
- An Image is Worth 16x16 Words: Transformers for Image Recognition at ScaleAlexey Dosovitskiy, Lucas Beyer, Alexander Kolesnikov, Dirk Weissenborn 等ICLR 2021 · 被引用 21,477 次
- Model Based Reinforcement Learning for AtariLukasz Kaiser, Mohammad Babaeizadeh, Piotr Milos, Blazej Osinski 等ICLR 2020 · 被引用 969 次
- Provably Mitigating Overoptimization in RLHF: Your SFT Loss is Implicitly an Adversarial RegularizerZhihan Liu, Miao Lu, Shenao Zhang, Boyi Liu 等NeurIPS 2024 · 被引用 119 次
- NovelD: A Simple yet Effective Exploration CriterionTianjun Zhang, Huazhe Xu, Xiaolong Wang, Yi Wu 等NeurIPS 2021 · 被引用 106 次
- MaskPlace: Fast Chip Placement via Reinforced Visual Representation LearningYao Lai, Yao Mu, Ping LuoNeurIPS 2022 · 被引用 105 次
相关 Paper
- A Hierarchical Adaptive Multi-Task Reinforcement Learning Framework for Multiplier Circuit DesignZhihai Wang, Jie Wang, Dongsheng Zuo, Yunjie Ji 等ICML 2024 · 被引用 16 次
- PrefixRL: Optimization of Parallel Prefix Circuits using Deep Reinforcement LearningRajarshi Roy, Jonathan Raiman, Neel Kant, Ilyas Elkin 等DAC 2021 · 被引用 53 次
- CircuitVAE: Efficient and Scalable Latent Circuit OptimizationJialin Song, Aidan M. Swope, Robert Kirby, Rajarshi Roy 等DAC 2024 · 被引用 6 次
- GCN-RL Circuit Designer: Transferable Transistor Sizing with Graph Neural Networks and Reinforcement LearningHanrui Wang, Kuan Wang, Jiacheng Yang, Linxiao Shen 等DAC 2020 · 被引用 326 次
- EVDMARL: Efficient Value Decomposition-based Multi-Agent Reinforcement Learning with Domain-Randomization for Complex Analog Circuit Design MigrationHanda Sun, Zhaori Bi, Wenning Jiang, Ye Lu 等DAC 2024 · 被引用 4 次
