Towards Next-Generation Logic Synthesis: A Scalable Neural Circuit Generation Framework
Zhihai Wang, Jie Wang, Qingyue Yang, Yinqi Bai, Xing Li, Lei Chen, Jianye Hao, Mingxuan Yuan, Bin Li, Yongdong Zhang, Feng Wu
摘要
Logic Synthesis (LS) aims to generate an optimized logic circuit satisfying a given functionality, which generally consists of circuit translation and optimization. It is a challenging and fundamental combinatorial optimization problem in integrated circuit design. Traditional LS approaches rely on manually designed heuristics to tackle the LS task, while machine learning recently offers a promising approach towards next-generation logic synthesis by neural circuit generation and optimization. In this paper, we first revisit the application of differentiable neural architecture search (DNAS) methods to circuit generation and found from extensive experiments that existing DNAS methods struggle to exactly generate circuits, scale poorly to large circuits, and exhibit high sensitivity to hyper-parameters. Then we provide three major insights for these challenges from extensive empirical analysis: 1) DNAS tends to overfit to too many skip-connections, consequently wasting a significant portion of the network's expressive capabilities; 2) DNAS suffers from the structure bias between the network architecture and the circuit inherent structure, leading to inefficient search; 3) the learning difficulty of different input-output examples varies significantly, leading to severely imbalanced learning. To address these challenges in a systematic way, we propose a novel regularized triangle-shaped circuit network generation framework, which leverages our key insights for completely accurate and scalable circuit generation. Furthermore, we propose an evolutionary algorithm assisted by reinforcement learning agent restarting technique for efficient and effective neural circuit optimization. Extensive experiments on four different circuit benchmarks demonstrate that our method can precisely generate circuits with up to 1200 nodes. Moreover, our synthesized circuits significantly outperform the state-of-the-art results from several competitive winners in IWLS 2022 and 2023 competitions.
- This work was done when Zhihai Wang was an intern at Huawei.
问问这篇 Paper
智能体会读完全文。
Lune 把这篇 Paper 索引到了每一个公式,引用它的顶会 Paper 也一样。你提问,回答直接引用原文。
引用它的顶会 Paper12
- MILP-StuDio: MILP Instance Generation via Block Structure DecompositionHaoyang Liu, Jie Wang, Wanbo Zhang, Zijie Geng 等NeurIPS 2024 · 被引用 19 次
- High-Performance Arithmetic Circuit Optimization via Differentiable Architecture SearchXilin Xia, Jie Wang, Wanbo Zhang, Zhihai Wang 等NeurIPS 2025 · 被引用 3 次
- Rethinking 2D-3D Registration: A Novel Network for High-Value Zone Selection and Representation Consistency AlignmentZhixin Cheng, Bohao Liao, Jiacheng Deng, Xiaotian Yin 等CVPR 2026 · 被引用 2 次
- HORSE: Hierarchical Representation for Large-Scale Neural Subset SelectionBinghui Xie, Yixuan Wang, Yongqiang Chen, Kaiwen Zhou 等NeurIPS 2024 · 被引用 1 次
- A Graph Enhanced Symbolic Discovery Framework For Efficient Logic OptimizationYinqi Bai, Jie Wang, Lei Chen, Zhihai Wang 等ICLR 2025
它引用的顶会 Paper19
- Progressive Differentiable Architecture Search: Bridging the Depth Gap Between Search and EvaluationXin Chen, Lingxi Xie, Jun Wu, Qi TianICCV 2019 · 被引用 725 次
- Deep Differentiable Logic Gate NetworksFelix Petersen, Christian Borgelt, Hilde Kuehne, Oliver DeussenNeurIPS 2022 · 被引用 117 次
- MaskPlace: Fast Chip Placement via Reinforced Visual Representation LearningYao Lai, Yao Mu, Ping LuoNeurIPS 2022 · 被引用 105 次
- DARTS-: Robustly Stepping out of Performance Collapse Without IndicatorsXiangxiang Chu, Xiaoxing Wang, Bo Zhang, Shun Lu 等ICLR 2021 · 被引用 72 次
- ChiPFormer: Transferable Chip Placement via Offline Decision TransformerYao Lai, Jinxin Liu, Zhentao Tang, Bin Wang 等ICML 2023 · 被引用 69 次
相关 Paper
- Evolving Graph Structured Programs for Circuit Generation with Large Language ModelsYinqi Bai, Jie Wang, Lei Chen, Zhihai Wang 等ICLR 2026
- Neural Circuit Synthesis from Specification PatternsFrederik Schmitt, Christopher Hahn, Markus N. Rabe, Bernd FinkbeinerNeurIPS 2021 · 被引用 25 次
- Retrieval-Guided Reinforcement Learning for Boolean Circuit MinimizationAnimesh Basak Chowdhury, Marco Romanelli, Benjamin Tan, Ramesh Karri 等ICLR 2024 · 被引用 17 次
- AUTOCIRCUIT-RL: Reinforcement Learning-Driven LLM for Automated Circuit Topology GenerationPrashanth Vijayaraghavan, Luyao Shi, Ehsan Degan, Vandana V. Mukherjee 等ICML 2025
- Logic Optimization Meets SAT: A Novel Framework for Circuit-SAT SolvingZhengyuan Shi, Tiebing Tang, Jiaying Zhu, Sadaf Khan 等DAC 2025 · 被引用 1 次
