Modular Hardware Design with Timeline Types
Rachit Nigam, Pedro Henrique Azevedo de Amorim, Adrian Sampson
摘要
Modular design is a key challenge for enabling large-scale reuse of hardware modules. Unlike software, however, hardware designs correspond to physical circuits and inherit constraints from them. Timing constraintswhich cycle a signal arrives, when an input is read-and structural constraints-how often a multiplier accepts new inputs-are fundamental to hardware interfaces. Existing hardware design languages do not provide a way to encode these constraints; a user must read documentation, build scripts, or in the worst case, a module's implementation to understand how to use it. We present Filament, a language for modular hardware design that supports the specification and enforcement of timing and structural constraints for statically scheduled pipelines. Filament uses timeline types, which describe the intervals of clock-cycle time when a given signal is available or required. Filament enables safe composition of hardware modules, ensures that the resulting designs are correctly pipelined, and predictably lowers them to efficient hardware.
问问这篇 Paper
智能体会读完全文。
Lune 把这篇 Paper 索引到了最后一个公式,引用它的顶会 Paper 也一样。你提问,回答直接引用原文。
引用它的顶会 Paper8
- Allo: A Programming Model for Composable Accelerator DesignHongzheng Chen, Niansong Zhang, Shaojie Xiang, Zhichen Zeng 等PLDI 2024 · 被引用 41 次
- Wavefront Threading Enables Effective High-Level SynthesisBlake Pelton, Adam Sapek, Ken Eguro, Daniel Lo 等PLDI 2024 · 被引用 4 次
- Parameterized Hardware Design with Latency-Abstract InterfacesRachit Nigam, Ethan Gabizon, Edmund Lam, Carolyn Zech 等ASPLOS 2026 · 被引用 2 次
- Assassyn: A Unified Abstraction for Architectural Simulation and ImplementationJian Weng, Boyang Han, Derui Gao, Ruijie Gao 等ISCA 2025 · 被引用 1 次
- Unifying Static and Dynamic Intermediate Languages for Accelerator GeneratorsCaleb Kim, Pai Li, Anshuman Mohan, Andrew Butt 等OOPSLA 2024 · 被引用 1 次
它引用的顶会 Paper7
- Predictable accelerator design with time-sensitive affine typesRachit Nigam, Sachille Atapattu, Samuel Thomas, Zhijing Li 等PLDI 2020 · 被引用 58 次
- The essence of Bluespec: a core language for rule-based hardware designThomas Bourgeat, Clément Pit-Claudel, Adam Chlipala, ArvindPLDI 2020 · 被引用 55 次
- A compiler infrastructure for accelerator generatorsRachit Nigam, Samuel Thomas, Zhijing Li, Adrian SampsonASPLOS 2021 · 被引用 54 次
- Type-directed scheduling of streaming acceleratorsDavid Durst, Matthew Feldman, Dillon Huff, David Akeley 等PLDI 2020 · 被引用 49 次
- Formal verification of high-level synthesisYann Herklotz, James D. Pollard, Nadesh Ramanathan, John WickersonOOPSLA 2021 · 被引用 29 次
相关 Paper
- Anvil: A General-Purpose Timing-Safe Hardware Description LanguageJason Zhijingcheng Yu, Aditya Ranjan Jha, Umang Mathur, Trevor E. Carlson 等ASPLOS 2026
- UMOC: Unified Modular Ordering Constraints to Unify Cycle- and Register-Transfer-Level ModelingShunning Jiang, Yanghui Ou, Peitian Pan, Christopher BattenDAC 2021 · 被引用 4 次
- Wire sorts: a language abstraction for safe hardware compositionMichael Christensen, Timothy Sherwood, Jonathan Balkind, Ben HardekopfPLDI 2021 · 被引用 13 次
- Modular Hardware Design of Pipelined Circuits with HazardsMinseong Jang, Jungin Rhee, Woojin Lee, Shuangshuang Zhao 等PLDI 2024 · 被引用 4 次
- Polymorphic Blocks: Unifying High-level Specification and Low-level Control for Circuit Board DesignRichard Lin, Rohit Ramesh, Connie Chi, Nikhil Jain 等UIST 2020 · 被引用 12 次
