Finding Reusable Instructions via E-Graph Anti-Unification
Youwei Xiao, Chenyun Yin, Yitian Sun, Yuyang Zou, Yun Liang
摘要
Domain-specific accelerators provide an increasingly valuable source of performance for diverse applications. Custom instructions that trigger the execution of dedicated hardware units or accelerators for common application functions become key building blocks in modern computing systems, balancing performance and cost effectiveness. RISC-V, the open and extensible instruction set architecture, is increasingly popularizing this trend. However, exploring custom instructions for an application domain remains challenging. Existing automated approaches suffer from poor reusability and limited performance. They can only identify or merge syntactically similar, scalar instruction sequences while missing semantically equivalent patterns.
问问这篇 Paper
问问你的智能体。
Lune 读过与它相关的顶会 Paper,每个回答都会注明依据哪几篇。
相关 Paper
- Longnail: High-Level Synthesis of Portable Custom Instruction Set Extensions for RISC-V Processors from Descriptions in the Open-Source CoreDSL LanguageJulian Oppermann, Brindusa Mihaela Damian-Kosterhon, Florian Meisel, Tammo Mürmann 等ASPLOS 2024 · 被引用 15 次
- DSAGEN: Synthesizing Programmable Spatial AcceleratorsJian Weng, Sihao Liu, Vidushi Dadu, Zhengrong Wang 等ISCA 2020 · 被引用 140 次
- SCAIE-V: an open-source SCAlable interface for ISA extensions for RISC-V processorsMihaela Damian, Julian Oppermann, Christoph Spang, Andreas KochDAC 2022 · 被引用 18 次
- ALVEARE: a Domain-Specific Framework for Regular ExpressionsFilippo Carloni, Davide Conficconi, Marco D. SantambrogioDAC 2024 · 被引用 4 次
- APPEND: Rethinking ASIP Synthesis in the Era of AICangyuan Li, Ying Wang, Huawei Li, Yinhe HanDAC 2023 · 被引用 5 次
