Longnail: High-Level Synthesis of Portable Custom Instruction Set Extensions for RISC-V Processors from Descriptions in the Open-Source CoreDSL Language
Julian Oppermann, Brindusa Mihaela Damian-Kosterhon, Florian Meisel, Tammo Mürmann, Eyck Jentzsch, Andreas Koch
2024年份
15被引次数
摘要
In the RISC-V ecosystem, custom instruction set architecture extensions (ISAX) are an energy-efficient and cost-effective way to accelerate modern embedded workloads. However, exploring different combinations of base cores and ISAXes for a specific application requires automation and a level of portability across microarchitectures that is not provided by existing approaches.
问问这篇 Paper
问问你的智能体。
Lune 读过与它相关的顶会 Paper,每个回答都会注明依据哪几篇。
相关 Paper
- SCAIE-V: an open-source SCAlable interface for ISA extensions for RISC-V processorsMihaela Damian, Julian Oppermann, Christoph Spang, Andreas KochDAC 2022 · 被引用 18 次
- Chimera: Transparent and High-Performance ISAX Heterogeneous Computing via Binary RewritingJiatai He, Qinglin Pan, Ruilin Zhao, Ji Qi 等EuroSys 2026
- Finding Reusable Instructions via E-Graph Anti-UnificationYouwei Xiao, Chenyun Yin, Yitian Sun, Yuyang Zou 等ASPLOS 2026
- Flexing RISC-V Instruction Subset Processors to Extreme EdgeAlireza Raisiardali, Konstantinos Iordanou, Jedrzej Kufel, Kowshik Gudimetla 等MICRO 2025 · 被引用 6 次
- Dual-Issue Execution of Mixed Integer and Floating-Point Workloads on Energy-Efficient In-Order RISC-V CoresLuca Colagrande, Luca BeniniDAC 2025 · 被引用 2 次
