SCAIE-V: an open-source SCAlable interface for ISA extensions for RISC-V processors
Mihaela Damian, Julian Oppermann, Christoph Spang, Andreas Koch
摘要
Custom instructions extending a base ISA are often used to increase performance. However, only few cores provide open interfaces for integrating such ISA Extensions (ISAX). In addition, the degree to which a core's capabilities are exposed for extension varies wildly between interfaces. Thus, even when using open-source cores, the lack of standardized ISAX interfaces typically causes high engineering effort when implementing or porting ISAXes. We present SCAIE-V, a highly portable and feature-rich ISAX interface that supports custom control flow, decoupled execution, multi-cycle-instructions, and memory transactions. The cost of the interface itself scales with the complexity of the ISAXes actually used.
问问这篇 Paper
智能体会读完全文。
Lune 把这篇 Paper 索引到了每一个公式,引用它的顶会 Paper 也一样。你提问,回答直接引用原文。
相关 Paper
- Longnail: High-Level Synthesis of Portable Custom Instruction Set Extensions for RISC-V Processors from Descriptions in the Open-Source CoreDSL LanguageJulian Oppermann, Brindusa Mihaela Damian-Kosterhon, Florian Meisel, Tammo Mürmann 等ASPLOS 2024 · 被引用 15 次
- Chimera: Transparent and High-Performance ISAX Heterogeneous Computing via Binary RewritingJiatai He, Qinglin Pan, Ruilin Zhao, Ji Qi 等EuroSys 2026
- Vortex: Extending the RISC-V ISA for GPGPU and 3D-GraphicsBlaise Tine, Krishna Praveen Yalamarthy, Fares Elsabbagh, Hyesoon KimMICRO 2021 · 被引用 61 次
- Finding Reusable Instructions via E-Graph Anti-UnificationYouwei Xiao, Chenyun Yin, Yitian Sun, Yuyang Zou 等ASPLOS 2026
- Remote Atomic Extension (RAE) for Scalable High Performance ComputingXi Wang, Brody Williams, John D. Leidel, Alan Ehret 等DAC 2020 · 被引用 8 次
