Reconfigurable Virtual Memory for FPGA-Driven I/O
Joshua Landgraf, Matthew Giordano, Esther Yoon, Christopher J. Rossbach
2023Year
11Citations
8Top-tier citations
Abstract
FPGAs are increasingly used to accelerate modern applications, and cloud providers offer FPGA platforms on-demand with a variety of FPGAs, I/O peripherals, and memory options. FPGA vendors expose I/O with low-level interfaces that limit application portability. Current approaches to abstracting these interfaces trade level of abstraction against performance.
Ask about this paper
Ask your agent about it.
Lune has read the top-tier papers around this one, so every answer names the papers it rests on.
Your agent calls
Lunesearch_papers
Free to start. No credit card required.
Terminal
Install the CLIlune papers get f947d077-208f-40d2-a24a-34b46dc5bc5eCited by top-tier papers8
- Barre Chord: Efficient Virtual Memory Translation for Multi-Chip-Module GPUsYuan Feng, Seonjin Na, Hyesoon Kim, Hyeran JeonISCA 2024 · 20 citations
- Coyote v2: Raising the Level of Abstraction for Data Center FPGAsBenjamin Ramhorst, Dario Korolija, Maximilian Jakob Heer, Jonas Dann et al.SOSP 2025 · 6 citations
- vFPIO: A Virtual I/O Abstraction for FPGA-accelerated I/O DevicesJiyang Chen, Harshavardhan Unnibhavi, Atsushi Koshiba, Pramod BhatotiaUSENIX ATC 2024 · 4 citations
- Harmonia: A Unified Framework for Heterogeneous FPGA Acceleration in the CloudLuyang Li, Heng Pan, Xinchen Wan, Kai Lv et al.ASPLOS 2025 · 3 citations
- Velosiraptor: Code Synthesis for Memory TranslationReto Achermann, Em Chu, Ryan Mehri, Ilias Karimalis et al.ASPLOS 2025 · 3 citations
Related papers
- When application-specific ISA meets FPGAs: a multi-layer virtualization framework for heterogeneous cloud FPGAsYue Zha, Jing LiASPLOS 2021 · 24 citations
- Proteus: Heterogeneous FPGA VirtualizationFelix Gust, Shu Anzai, Charalampos Mainas, Atsushi Koshiba et al.EuroSys 2026
- F3: An FPGA-accelerated FaaS FrameworkCharalampos Mainas, Martin Lambeck, Bruno Scheufler, Laurent Bindschaedler et al.HPDC 2025 · 1 citation
- PLD: fast FPGA compilation to make reconfigurable acceleration compatible with modern incremental refinement software developmentYuanlong Xiao, Eric Micallef, Andrew Butt, Matthew Hofmann et al.ASPLOS 2022 · 17 citations
- Rosebud: Making FPGA-Accelerated Middlebox Development More PleasantMoein Khazraee, Alex Forencich, George C. Papen, Alex C. Snoeren et al.ASPLOS 2023 · 8 citations
