GRANNITE: Graph Neural Network Inference for Transferable Power Estimation
Yanqing Zhang, Haoxing Ren, Brucek Khailany
Abstract
This paper introduces GRANNITE, a GPU-accelerated novel graph neural network (GNN) model for fast, accurate, and transferable vector-based average power estimation. During training, GRANNITE learns how to propagate average toggle rates through combinational logic: a netlist is represented as a graph, register states and unit inputs from RTL simulation are used as features, and combinational gate toggle rates are used as labels. A trained GNN model can then infer average toggle rates on a new workload of interest or new netlists from RTL simulation results in a few seconds. Compared to traditional power analysis using gate-level simulations, GRANNITE achieves >18.7X speedup with an error of only <; 5.5% across a diverse set of benchmark circuits. Compared to a GPU-accelerated conventional probabilistic switching activity estimation approach, GRANNITE achieves much better accuracy (on average 25.9% lower error) at similar runtimes.
Ask about this paper
Your agent reads all of it.
Lune indexed this paper to the last equation, along with the top-tier papers that cite it. Ask a question and the answer quotes them.
Your agent calls
Luneget_paper_fulltext
Free to start. No credit card required.
Terminal
Install the CLIlune papers fulltext e6ff97a9-3ede-4bf4-aab9-c066fbb379b1Cited by top-tier papers12
- DeepGate: learning neural representations of logic gatesMin Li, Sadaf Khan, Zhengyuan Shi, Naixing Wang et al.DAC 2022 · 55 citations
- APOLLO: An Automated Power Modeling Framework for Runtime Power Introspection in High-Volume Commercial MicroprocessorsZhiyao Xie, Xiaoqing Xu, Matt Walker, Joshua Knebel et al.MICRO 2021 · 55 citations
- SNS's not a synthesizer: a deep-learning-based synthesis predictorCeyu Xu, Chris Kjellqvist, Lisa Wu WillsISCA 2022 · 23 citations
- Less is More: Hop-Wise Graph Attention for Scalable and Generalizable Learning on CircuitsChenhui Deng, Zichao Yue, Cunxi Yu, Gokce Sarar et al.DAC 2024 · 22 citations
- GATSPI: GPU accelerated gate-level simulation for power improvementYanqing Zhang, Haoxing Ren, Akshay Sridharan, Brucek KhailanyDAC 2022 · 18 citations
Related papers
- DynamicRTL: RTL Representation Learning for Dynamic Circuit BehaviorRuiyang Ma, Yunhao Zhou, Yipeng Wang, Yi Liu et al.AAAI 2026
- High-level synthesis performance prediction using GNNs: benchmarking, modeling, and advancingNan Wu, Hang Yang, Yuan Xie, Pan Li et al.DAC 2022 · 57 citations
- Automated accelerator optimization aided by graph neural networksAtefeh Sohrabizadeh, Yunsheng Bai, Yizhou Sun, Jason CongDAC 2022 · 48 citations
- Advanced gate-level glitch modeling using ANNsAnastasis Vagenas, Dimitrios Garyfallou, Nestor E. Evmorfopoulos, George I. StamoulisDAC 2024 · 4 citations
- Timing macro modeling with graph neural networksKevin Kai-Chun Chang, Chun-Yao Chiang, Pei-Yu Lee, Iris Hui-Ru JiangDAC 2022 · 6 citations
