APOLLO: An Automated Power Modeling Framework for Runtime Power Introspection in High-Volume Commercial Microprocessors
Zhiyao Xie, Xiaoqing Xu, Matt Walker, Joshua Knebel, Kumaraguru Palaniswamy, Nicolas Hebert, Jiang Hu, Huanrui Yang, Yiran Chen, Shidhartha Das
Abstract
Accurate power modeling is crucial for energy-efficient CPU design and runtime management. An ideal power modeling framework needs to be accurate yet fast, achieve high temporal resolution (ideally cycle-accurate) yet with low runtime computational overheads, and easily extensible to diverse designs through automation. Simultaneously satisfying such conflicting objectives is challenging and largely unattained despite significant prior research.
In this paper, we propose APOLLO, an automated per-cycle power modeling framework that serves as the basis for both a design-time power estimator and a low-overhead runtime on-chip power meter (OPM). APOLLO uses the minimax concave penalty (MCP)-based feature selection algorithm to automatically select less than 0.05% of RTL signals as power proxies. The power estimation achieves R 2 > 0.95 on Arm Neoverse N1 [3] and R 2 > 0.94 on Arm Cortex-A77 [2] microprocessors, respectively. When integrated with an emulator-assisted flow, APOLLO finishes per-cycle power estimation on millions-of-cycles benchmark in minutes for million-gate industrial CPU designs. Furthermore, the power model is synthesized and integrated into the microprocessor implementation as a runtime OPM. APOLLO's accuracy further improves when coarse-grained temporal resolution is preferred. To our best knowledge, this is the first runtime OPM that simultaneously achieves percycle temporal resolution and < 1% area/power overhead without
Ask about this paper
Your agent reads all of it.
Lune indexed this paper to the last equation, along with the top-tier papers that cite it. Ask a question and the answer quotes them.
Your agent calls
Luneget_paper_fulltext
Free to start. No credit card required.
Terminal
Install the CLIlune papers fulltext 3e120909-565e-4373-bed1-c28ade59a507Cited by top-tier papers9
- SNS's not a synthesizer: a deep-learning-based synthesis predictorCeyu Xu, Chris Kjellqvist, Lisa Wu WillsISCA 2022 · 23 citations
- PowPrediCT: Cross-Stage Power Prediction with Circuit-Transformation-Aware LearningYufan Du, Zizheng Guo, Xun Jiang, Zhuomin Chai et al.DAC 2024 · 12 citations
- NetTAG: A Multimodal RTL-and-Layout-Aligned Netlist Foundation Model via Text-Attributed GraphWenji Fang, Wenkai Li, Shang Liu, Yao Lu et al.DAC 2025 · 10 citations
- Towards collaborative intelligence: routability estimation based on decentralized private dataJingyu Pan, Chen-Chia Chang, Zhiyao Xie, Ang Li et al.DAC 2022 · 9 citations
- Fast, Robust and Transferable Prediction for Hardware Logic SynthesisCeyu Xu, Pragya Sharma, Tianshu Wang, Lisa Wu WillsMICRO 2023 · 8 citations
Builds on1
Related papers
- AutoPower: Automated Few-Shot Architecture-Level Power Modeling by Power Group DecouplingQijun Zhang, Yao Lu, Mengming Li, Zhiyao XieDAC 2025 · 2 citations
- PROPHET: Predictive On-Chip Power Meter in Hardware Accelerator for DNNJian Peng, Tingyuan Liang, Zhiyao Xie, Wei ZhangDAC 2023 · 1 citation
- Data-Driven Structured Thermal Modeling for COTS Multi-core ProcessorsSeyedmehdi Hosseinimotlagh, Daniel Enright, Christian R. Shelton, Hyoseung KimRTSS 2021 · 4 citations
- AccelWattch: A Power Modeling Framework for Modern GPUsVijay Kandiah, Scott Peverelle, Mahmoud Khairy, Junrui Pan et al.MICRO 2021 · 134 citations
- ATLAS: A Self-Supervised and Cross-Stage Netlist Power Model for Fine-Grained Time-Based Layout Power AnalysisWenkai Li, Yao Lu, Wenji Fang, Jing Wang et al.DAC 2025 · 2 citations
