Timing macro modeling with graph neural networks
Kevin Kai-Chun Chang, Chun-Yao Chiang, Pei-Yu Lee, Iris Hui-Ru Jiang
Abstract
Due to rapidly growing design complexity, timing macro modeling has been widely adopted to enable hierarchical and parallel timing analysis. The main challenge of timing macro modeling is to identify timing variant pins for achieving high timing accuracy while keeping a compact model size. To tackle this challenge, prior work applied ad-hoc techniques and threshold setting. In this work, we present a novel timing macro modeling approach based on graph neural networks (GNNs). A timing sensitivity metric is proposed to precisely evaluate the influence of each pin on the timing accuracy. Based on the timing sensitivity data and the circuit topology, the GNN model can effectively learn and capture timing variant pins. Experimental results show that our GNN-based framework reduces 10% model sizes while preserving the same timing accuracy as the state-of-the-art. Furthermore, taking common path pessimism removal (CPPR) as an example, the generality and applicability of our framework on various timing analysis models and modes are also validated empirically.
Ask about this paper
Your agent reads all of it.
Lune indexed this paper to the last equation, along with the top-tier papers that cite it. Ask a question and the answer quotes them.
Your agent calls
Luneget_paper_fulltext
Free to start. No credit card required.
Terminal
Install the CLIlune papers fulltext 7ece956e-4da2-40b4-a4ae-ccd7924eda7eCited by top-tier papers1
Ask how each one uses itBuilds on3
- ParaGraph: Layout Parasitics and Device Parameter Prediction using Graph Neural NetworksHaoxing Ren, George F. Kokai, Walker J. Turner, Ting-Sheng KuDAC 2020 · 107 citations
- TP-GNN: A Graph Neural Network Framework for Tier Partitioning in Monolithic 3D ICsYi-Chen Lu, Sai Surya Kiran Pentapati, Lingjun Zhu, Kambiz Samadi et al.DAC 2020 · 63 citations
- Adaptive Layout Decomposition with Graph Embedding Neural NetworksWei Li, Jialu Xia, Yuzhe Ma, Jialu Li et al.DAC 2020 · 6 citations
Related papers
- A Provably Good and Practically Efficient Algorithm for Common Path Pessimism Removal in Large DesignsZizheng Guo, Tsung-Wei Huang, Yibo LinDAC 2021 · 31 citations
- A timing engine inspired graph neural network model for pre-routing slack predictionZizheng Guo, Mingjie Liu, Jiaqi Gu, Shuhan Zhang et al.DAC 2022 · 121 citations
- CirSTAG: Circuit Stability Analysis on Graph-based ManifoldsWuxinlin Cheng, Yihang Yuan, Chenhui Deng, Ali Aghdaei et al.DAC 2025 · 1 citation
- High-level synthesis performance prediction using GNNs: benchmarking, modeling, and advancingNan Wu, Hang Yang, Yuan Xie, Pan Li et al.DAC 2022 · 57 citations
- GCS-Timer: GPU-Accelerated Current Source Model Based Static Timing AnalysisShiju Lin, Guannan Guo, Tsung-Wei Huang, Weihua Sheng et al.DAC 2024 · 18 citations
