RL-MUL: Multiplier Design Optimization with Deep Reinforcement Learning
Dongsheng Zuo, Yikang Ouyang, Yuzhe Ma
Abstract
Multiplication is a fundamental operation in many applications, and multipliers are widely adopted in various circuits. However, optimizing multipliers is challenging and non-trivial due to the huge design space. In this paper, we propose RL-MUL, a multiplier design optimization framework based on reinforcement learning. Specifically, we utilize matrix and tensor representations for the compressor tree of a multiplier, based on which the convolutional neural networks can be seamlessly incorporated as the agent network. The agent can learn to adjust the multiplier structure based on a Pareto-driven reward which is customized to accommodate the trade-off between area and delay. Experiments are conducted on different bit widths of multipliers. The results demonstrate that the multipliers produced by RL-MUL dominate all baseline designs in terms of both area and delay. The performance gain of RL-MUL is further validated by comparing the area and delay of processing element arrays using multipliers from RL-MUL and baseline approaches.
Ask about this paper
Your agent reads all of it.
Lune indexed this paper to the last equation, along with the top-tier papers that cite it. Ask a question and the answer quotes them.
Your agent calls
Luneget_paper_fulltext
Free to start. No credit card required.
Terminal
Install the CLIlune papers fulltext adcc8ad0-1163-4745-bb3f-04adc052ec47Cited by top-tier papers5
- Towards Next-Generation Logic Synthesis: A Scalable Neural Circuit Generation FrameworkZhihai Wang, Jie Wang, Qingyue Yang, Yinqi Bai et al.NeurIPS 2024 · 17 citations
- Scalable and Effective Arithmetic Tree Generation for Adder and Multiplier DesignsYao Lai, Jinxin Liu, David Z. Pan, Ping LuoNeurIPS 2024 · 14 citations
- CircuitVAE: Efficient and Scalable Latent Circuit OptimizationJialin Song, Aidan M. Swope, Robert Kirby, Rajarshi Roy et al.DAC 2024 · 6 citations
- High-Performance Arithmetic Circuit Optimization via Differentiable Architecture SearchXilin Xia, Jie Wang, Wanbo Zhang, Zhihai Wang et al.NeurIPS 2025 · 3 citations
- Computing Circuits Optimization via Model-Based Circuit Genetic EvolutionZhihai Wang, Jie Wang, Xilin Xia, Dongsheng Zuo et al.ICLR 2025
Builds on2
- GCN-RL Circuit Designer: Transferable Transistor Sizing with Graph Neural Networks and Reinforcement LearningHanrui Wang, Kuan Wang, Jiacheng Yang, Linxiao Shen et al.DAC 2020 · 326 citations
- PrefixRL: Optimization of Parallel Prefix Circuits using Deep Reinforcement LearningRajarshi Roy, Jonathan Raiman, Neel Kant, Ilyas Elkin et al.DAC 2021 · 53 citations
Related papers
- A Hierarchical Adaptive Multi-Task Reinforcement Learning Framework for Multiplier Circuit DesignZhihai Wang, Jie Wang, Dongsheng Zuo, Yunjie Ji et al.ICML 2024 · 16 citations
- Storage Efficient and Dynamic Flexible Runtime Channel Pruning via Deep Reinforcement LearningJianda Chen, Shangyu Chen, Sinno Jialin PanNeurIPS 2020 · 31 citations
- Automated Design of Complex Analog Circuits with Multiagent based Reinforcement LearningJinxin Zhang, Jiarui Bao, Zhangcheng Huang, Xuan Zeng et al.DAC 2023 · 27 citations
- DNN-Opt: An RL Inspired Optimization for Analog Circuit Sizing using Deep Neural NetworksAhmet Faruk Budak, Prateek Bhansali, Bo Liu, Nan Sun et al.DAC 2021 · 94 citations
- DECORE: Deep Compression with Reinforcement LearningManoj Alwani, Yang Wang, Vashisht MadhavanCVPR 2022 · 42 citations
