Towards Next-Generation Logic Synthesis: A Scalable Neural Circuit Generation Framework
Zhihai Wang, Jie Wang, Qingyue Yang, Yinqi Bai, Xing Li, Lei Chen, Jianye Hao, Mingxuan Yuan, Bin Li, Yongdong Zhang, Feng Wu
Abstract
Logic Synthesis (LS) aims to generate an optimized logic circuit satisfying a given functionality, which generally consists of circuit translation and optimization. It is a challenging and fundamental combinatorial optimization problem in integrated circuit design. Traditional LS approaches rely on manually designed heuristics to tackle the LS task, while machine learning recently offers a promising approach towards next-generation logic synthesis by neural circuit generation and optimization. In this paper, we first revisit the application of differentiable neural architecture search (DNAS) methods to circuit generation and found from extensive experiments that existing DNAS methods struggle to exactly generate circuits, scale poorly to large circuits, and exhibit high sensitivity to hyper-parameters. Then we provide three major insights for these challenges from extensive empirical analysis: 1) DNAS tends to overfit to too many skip-connections, consequently wasting a significant portion of the network's expressive capabilities; 2) DNAS suffers from the structure bias between the network architecture and the circuit inherent structure, leading to inefficient search; 3) the learning difficulty of different input-output examples varies significantly, leading to severely imbalanced learning. To address these challenges in a systematic way, we propose a novel regularized triangle-shaped circuit network generation framework, which leverages our key insights for completely accurate and scalable circuit generation. Furthermore, we propose an evolutionary algorithm assisted by reinforcement learning agent restarting technique for efficient and effective neural circuit optimization. Extensive experiments on four different circuit benchmarks demonstrate that our method can precisely generate circuits with up to 1200 nodes. Moreover, our synthesized circuits significantly outperform the state-of-the-art results from several competitive winners in IWLS 2022 and 2023 competitions.
- This work was done when Zhihai Wang was an intern at Huawei.
Ask about this paper
Your agent reads all of it.
Lune indexed this paper to the last equation, along with the top-tier papers that cite it. Ask a question and the answer quotes them.
Your agent calls
Luneget_paper_fulltext
Free to start. No credit card required.
Terminal
Install the CLIlune papers fulltext bd799551-4a24-4dd6-8d2f-138359b780c1Cited by top-tier papers12
- MILP-StuDio: MILP Instance Generation via Block Structure DecompositionHaoyang Liu, Jie Wang, Wanbo Zhang, Zijie Geng et al.NeurIPS 2024 · 19 citations
- High-Performance Arithmetic Circuit Optimization via Differentiable Architecture SearchXilin Xia, Jie Wang, Wanbo Zhang, Zhihai Wang et al.NeurIPS 2025 · 3 citations
- Rethinking 2D-3D Registration: A Novel Network for High-Value Zone Selection and Representation Consistency AlignmentZhixin Cheng, Bohao Liao, Jiacheng Deng, Xiaotian Yin et al.CVPR 2026 · 2 citations
- HORSE: Hierarchical Representation for Large-Scale Neural Subset SelectionBinghui Xie, Yixuan Wang, Yongqiang Chen, Kaiwen Zhou et al.NeurIPS 2024 · 1 citation
- A Graph Enhanced Symbolic Discovery Framework For Efficient Logic OptimizationYinqi Bai, Jie Wang, Lei Chen, Zhihai Wang et al.ICLR 2025
Builds on19
- Progressive Differentiable Architecture Search: Bridging the Depth Gap Between Search and EvaluationXin Chen, Lingxi Xie, Jun Wu, Qi TianICCV 2019 · 725 citations
- Deep Differentiable Logic Gate NetworksFelix Petersen, Christian Borgelt, Hilde Kuehne, Oliver DeussenNeurIPS 2022 · 117 citations
- MaskPlace: Fast Chip Placement via Reinforced Visual Representation LearningYao Lai, Yao Mu, Ping LuoNeurIPS 2022 · 105 citations
- DARTS-: Robustly Stepping out of Performance Collapse Without IndicatorsXiangxiang Chu, Xiaoxing Wang, Bo Zhang, Shun Lu et al.ICLR 2021 · 72 citations
- ChiPFormer: Transferable Chip Placement via Offline Decision TransformerYao Lai, Jinxin Liu, Zhentao Tang, Bin Wang et al.ICML 2023 · 69 citations
Related papers
- Evolving Graph Structured Programs for Circuit Generation with Large Language ModelsYinqi Bai, Jie Wang, Lei Chen, Zhihai Wang et al.ICLR 2026
- Neural Circuit Synthesis from Specification PatternsFrederik Schmitt, Christopher Hahn, Markus N. Rabe, Bernd FinkbeinerNeurIPS 2021 · 25 citations
- Retrieval-Guided Reinforcement Learning for Boolean Circuit MinimizationAnimesh Basak Chowdhury, Marco Romanelli, Benjamin Tan, Ramesh Karri et al.ICLR 2024 · 17 citations
- AUTOCIRCUIT-RL: Reinforcement Learning-Driven LLM for Automated Circuit Topology GenerationPrashanth Vijayaraghavan, Luyao Shi, Ehsan Degan, Vandana V. Mukherjee et al.ICML 2025
- Logic Optimization Meets SAT: A Novel Framework for Circuit-SAT SolvingZhengyuan Shi, Tiebing Tang, Jiaying Zhu, Sadaf Khan et al.DAC 2025 · 1 citation
