Computing Circuits Optimization via Model-Based Circuit Genetic Evolution
Zhihai Wang, Jie Wang, Xilin Xia, Dongsheng Zuo, Lei Chen, Yuzhe Ma, Jianye Hao, Mingxuan Yuan, Feng Wu
Abstract
Optimizing computing circuits such as multipliers and adders is a fundamental challenge in modern integrated circuit design. Recent efforts propose formulating this optimization problem as a reinforcement learning (RL) proxy task, offering a promising approach to search high-speed and area-efficient circuit design solutions. However, we show that the RL-based formulation (proxy task) converges to a local optimal design solution (original task) due to the deceptive reward signals and incrementally localized actions in the RL-based formulation. To address this challenge, we propose a novel model-based circuit genetic evolution (MUTE) framework, which reformulates the problem as a genetic evolution process by proposing a grid-based genetic representation of design solutions. This novel formulation avoids misleading rewards by evaluating and improving generated solutions using the true objective value rather than proxy rewards. To promote globally diverse exploration, MUTE proposes a multi-granularity genetic crossover operator that recombines design substructures at varying column ranges between two grid-based genetic solutions. To the best of our knowledge, MUTE is the first to reformulate the problem as a circuit genetic evolution process, which enables effectively searching for global optimal design solutions. We evaluate MUTE on several fundamental computing circuits, including multipliers, adders, and multiply-accumulate circuits. Experiments on these circuits demonstrate that MUTE significantly Pareto-dominates state-of-the-art approaches in terms of both area and delay. Moreover, experiments demonstrate that circuits designed by MUTE well generalize to large-scale computation-intensive circuits as well.
Ask about this paper
Your agent reads all of it.
Lune indexed this paper to the last equation, along with the top-tier papers that cite it. Ask a question and the answer quotes them.
Your agent calls
Luneget_paper_fulltext
Free to start. No credit card required.
Terminal
Install the CLIlune papers fulltext dd780cd3-d5f3-47cb-8a6f-c350d5c48002Cited by top-tier papers5
- High-Performance Arithmetic Circuit Optimization via Differentiable Architecture SearchXilin Xia, Jie Wang, Wanbo Zhang, Zhihai Wang et al.NeurIPS 2025 · 3 citations
- A Graph Enhanced Symbolic Discovery Framework For Efficient Logic OptimizationYinqi Bai, Jie Wang, Lei Chen, Zhihai Wang et al.ICLR 2025
- HyperTree Planning: Enhancing LLM Reasoning via Hierarchical ThinkingRunquan Gui, Zhihai Wang, Jie Wang, Chi Ma et al.ICML 2025
- Apollo-MILP: An Alternating Prediction-Correction Neural Solving Framework for Mixed-Integer Linear ProgrammingHaoyang Liu, Jie Wang, Zijie Geng, Xijun Li et al.ICLR 2025
- LaMPlace: Learning to Optimize Cross-Stage Metrics in Macro PlacementZijie Geng, Jie Wang, Ziyan Liu, Siyuan Xu et al.ICLR 2025
Builds on37
- An Image is Worth 16x16 Words: Transformers for Image Recognition at ScaleAlexey Dosovitskiy, Lucas Beyer, Alexander Kolesnikov, Dirk Weissenborn et al.ICLR 2021 · 21,477 citations
- Model Based Reinforcement Learning for AtariLukasz Kaiser, Mohammad Babaeizadeh, Piotr Milos, Blazej Osinski et al.ICLR 2020 · 969 citations
- Provably Mitigating Overoptimization in RLHF: Your SFT Loss is Implicitly an Adversarial RegularizerZhihan Liu, Miao Lu, Shenao Zhang, Boyi Liu et al.NeurIPS 2024 · 119 citations
- NovelD: A Simple yet Effective Exploration CriterionTianjun Zhang, Huazhe Xu, Xiaolong Wang, Yi Wu et al.NeurIPS 2021 · 106 citations
- MaskPlace: Fast Chip Placement via Reinforced Visual Representation LearningYao Lai, Yao Mu, Ping LuoNeurIPS 2022 · 105 citations
Related papers
- A Hierarchical Adaptive Multi-Task Reinforcement Learning Framework for Multiplier Circuit DesignZhihai Wang, Jie Wang, Dongsheng Zuo, Yunjie Ji et al.ICML 2024 · 16 citations
- PrefixRL: Optimization of Parallel Prefix Circuits using Deep Reinforcement LearningRajarshi Roy, Jonathan Raiman, Neel Kant, Ilyas Elkin et al.DAC 2021 · 53 citations
- CircuitVAE: Efficient and Scalable Latent Circuit OptimizationJialin Song, Aidan M. Swope, Robert Kirby, Rajarshi Roy et al.DAC 2024 · 6 citations
- GCN-RL Circuit Designer: Transferable Transistor Sizing with Graph Neural Networks and Reinforcement LearningHanrui Wang, Kuan Wang, Jiacheng Yang, Linxiao Shen et al.DAC 2020 · 326 citations
- EVDMARL: Efficient Value Decomposition-based Multi-Agent Reinforcement Learning with Domain-Randomization for Complex Analog Circuit Design MigrationHanda Sun, Zhaori Bi, Wenning Jiang, Ye Lu et al.DAC 2024 · 4 citations
