AnalogGenie: A Generative Engine for Automatic Discovery of Analog Circuit Topologies
Jian Gao, Weidong Cao, Junyi Yang, Xuan Zhang
Abstract
The massive and large-scale design of foundational semiconductor integrated circuits (ICs) is crucial to sustaining the advancement of many emerging and future technologies, such as generative AI, 5G/6G, and quantum computing. Excitingly, recent studies have shown the great capabilities of foundational models in expediting the design of digital ICs. Yet, applying generative AI techniques to accelerate the design of analog ICs remains a significant challenge due to critical domain-specific issues, such as the lack of a comprehensive dataset and effective representation methods for analog circuits. This paper proposes, , a eratve ngine for automatic design/discovery of circuit topologies--the most challenging and creative task in the conventional manual design flow of analog ICs. AnalogGenie addresses two key gaps in the field: building a foundational comprehensive dataset of analog circuit topology and developing a scalable sequence-based graph representation universal to analog circuits. Experimental results show the remarkable generation performance of AnalogGenie in broadening the variety of analog ICs, increasing the number of devices within a single design, and discovering unseen circuit topologies far beyond any prior arts. Our work paves the way to transform the longstanding time-consuming manual design flow of analog ICs to an automatic and massive manner powered by generative AI. Our source code is available at https://github.com/xz-group/AnalogGenie.
Ask about this paper
Your agent reads all of it.
Lune indexed this paper to the last equation, along with the top-tier papers that cite it. Ask a question and the answer quotes them.
Your agent calls
Luneget_paper_fulltext
Free to start. No credit card required.
Terminal
Install the CLIlune papers fulltext a3a0e8fb-472f-421b-95aa-a8e5a22354edCited by top-tier papers8
- OSIRIS: Bridging Analog Circuit Design and Machine Learning with Scalable Dataset GenerationGiuseppe Chiari, Michele Piccoli, Davide ZoniICLR 2026 · 4 citations
- Graph Tokenization for Bridging Graphs and TransformersZeyuan Guo, Enmao Diao, Cheng Yang, Chuan ShiICLR 2026 · 4 citations
- CircuitSense: A Hierarchical MLLM Benchmark Bridging Visual Comprehension and Symbolic Reasoning in Engineering Design ProcessArman Akbari, Jian Gao, Yifei Zou, Mei Yang et al.ICLR 2026 · 3 citations
- Entangled Life and Code: A Computational Design Taxonomy for Synergistic Bio-Digital Systems✱Zoë Breed, Elvin Karana, Alessandro Bozzon, Katherine W. SongCHI 2026 · 2 citations
- Circuit-Think: A Multimodal Reasoning Framework for Automated Circuit-to-Netlist Translation with Trajectory-Guided Reinforcement LearningYuqi Jiang, Yupeng Hu, Jinyuan Deng, Xiaotian Qiu et al.AAAI 2026
Builds on5
- GCN-RL Circuit Designer: Transferable Transistor Sizing with Graph Neural Networks and Reinforcement LearningHanrui Wang, Kuan Wang, Jiacheng Yang, Linxiao Shen et al.DAC 2020 · 326 citations
- LaMAGIC: Language-Model-based Topology Generation for Analog Integrated CircuitsChen-Chia Chang, Yikang Shen, Shaoze Fan, Jing Li et al.ICML 2024 · 39 citations
- Domain knowledge-infused deep learning for automated analog/radio-frequency circuit parameter optimizationWeidong Cao, Mouhacine Benosman, Xuan Zhang, Rui MaDAC 2022 · 30 citations
- RoSE: Robust Analog Circuit Parameter Optimization with Sampling-Efficient Reinforcement LearningJian Gao, Weidong Cao, Xuan ZhangDAC 2023 · 19 citations
- CktGNN: Circuit Graph Neural Network for Electronic Design AutomationZehao Dong, Weidong Cao, Muhan Zhang, Dacheng Tao et al.ICLR 2023 · 12 citations
Related papers
- AnalogGenie-Lite: Enhancing Scalability and Precision in Circuit Topology Discovery through Lightweight Graph ModelingJian Gao, Weidong Cao, Xuan ZhangICML 2025
- EVA: An Efficient and Versatile Generative Engine for Targeted Discovery of Novel Analog CircuitsJian Gao, Weimin Fu, Xiaolong Guo, Weidong Cao et al.DAC 2025 · 1 citation
- LaMAGIC2: Advanced Circuit Formulations for Language Model-Based Analog Topology GenerationChen-Chia Chang, Wan-Hsuan Lin, Yikang Shen, Yiran Chen et al.ICML 2025
- AnalogCoder: Analog Circuit Design via Training-Free Code GenerationYao Lai, Sungyoung Lee, Guojin Chen, Souradip Poddar et al.AAAI 2025 · 105 citations
- AUTOCIRCUIT-RL: Reinforcement Learning-Driven LLM for Automated Circuit Topology GenerationPrashanth Vijayaraghavan, Luyao Shi, Ehsan Degan, Vandana V. Mukherjee et al.ICML 2025
