LaMAGIC: Language-Model-based Topology Generation for Analog Integrated Circuits
Chen-Chia Chang, Yikang Shen, Shaoze Fan, Jing Li, Shun Zhang, Ningyuan Cao, Yiran Chen, Xin Zhang
Abstract
In the realm of electronic and electrical engineering, automation of analog circuit is increasingly vital given the complexity and customized requirements of modern applications. However, existing methods only develop search-based algorithms that require many simulation iterations to design a custom circuit topology, which is usually a time-consuming process. To this end, we introduce LaMAGIC, a pioneering language model-based topology generation model that leverages supervised finetuning for automated analog circuit design. LaMAGIC can efficiently generate an optimized circuit design from the custom specification in a single pass. Our approach involves a meticulous development and analysis of various input and output formulations for circuit. These formulations can ensure canonical representations of circuits and align with the autoregressive nature of LMs to effectively addressing the challenges of representing analog circuits as graphs. The experimental results show that LaMAGIC achieves a success rate of up to 96% under a strict tolerance of 0.01. We also examine the scalability and adaptability of LaMAGIC, specifically testing its performance on more complex circuits. Our findings reveal the enhanced effectiveness of our adjacency matrix-based circuit formulation with floating-point input, suggesting its suitability for handling intricate circuit designs. This research not only demonstrates the potential of language models in graph generation, but also builds a foundational framework for future explorations in automated analog circuit design.
Ask about this paper
Your agent reads all of it.
Lune indexed this paper to the last equation, along with the top-tier papers that cite it. Ask a question and the answer quotes them.
Your agent calls
Luneget_paper_fulltext
Free to start. No credit card required.
Terminal
Install the CLIlune papers fulltext 473f169f-f97c-49e7-9076-7504c8a7dc07Cited by top-tier papers7
- FALCON: An ML Framework for Fully Automated Layout-Constrained Analog Circuit DesignAsal Mehradfar, Xuzhe Zhao, Yilun Huang, Emir Ceyani et al.NeurIPS 2025 · 12 citations
- OSIRIS: Bridging Analog Circuit Design and Machine Learning with Scalable Dataset GenerationGiuseppe Chiari, Michele Piccoli, Davide ZoniICLR 2026 · 4 citations
- CircuitSense: A Hierarchical MLLM Benchmark Bridging Visual Comprehension and Symbolic Reasoning in Engineering Design ProcessArman Akbari, Jian Gao, Yifei Zou, Mei Yang et al.ICLR 2026 · 3 citations
- SynCircuit: Automated Generation of New Synthetic RTL Circuits Can Enable Big Data in CircuitsShang Liu, Jing Wang, Wenji Fang, Zhiyao XieDAC 2025 · 1 citation
- AUTOCIRCUIT-RL: Reinforcement Learning-Driven LLM for Automated Circuit Topology GenerationPrashanth Vijayaraghavan, Luyao Shi, Ehsan Degan, Vandana V. Mukherjee et al.ICML 2025
Related papers
- LaMAGIC2: Advanced Circuit Formulations for Language Model-Based Analog Topology GenerationChen-Chia Chang, Wan-Hsuan Lin, Yikang Shen, Yiran Chen et al.ICML 2025
- AnalogGenie: A Generative Engine for Automatic Discovery of Analog Circuit TopologiesJian Gao, Weidong Cao, Junyi Yang, Xuan ZhangICLR 2025
- AnalogCoder: Analog Circuit Design via Training-Free Code GenerationYao Lai, Sungyoung Lee, Guojin Chen, Souradip Poddar et al.AAAI 2025 · 105 citations
- Graph-Transformer-based Surrogate Model for Accelerated Converter Circuit Topology DesignShaoze Fan, Haoshu Lu, Shun Zhang, Ningyuan Cao et al.DAC 2024 · 9 citations
- Graph of Circuits with GNN for Exploring the Optimal Design SpaceAditya Hemant Shahane, Saripilli Swapna Manjiri, Ankesh Jain, Sandeep KumarNeurIPS 2023 · 21 citations
