FALCON: An ML Framework for Fully Automated Layout-Constrained Analog Circuit Design
Asal Mehradfar, Xuzhe Zhao, Yilun Huang, Emir Ceyani, Yankai Yang, Shihao Han, Hamidreza Aghasi, Salman Avestimehr
Abstract
Designing analog circuits from performance specifications is a complex, multi-stage process encompassing topology selection, parameter inference, and layout feasibility. We introduce FALCON, a unified machine learning framework that enables fully automated, specification-driven analog circuit synthesis through topology selection and layout-constrained optimization. Given a target performance, FALCON first selects an appropriate circuit topology using a performance-driven classifier guided by human design heuristics. Next, it employs a custom, edge-centric graph neural network trained to map circuit topology and parameters to performance, enabling gradient-based parameter inference through the learned forward model. This inference is guided by a differentiable layout cost, derived from analytical equations capturing parasitic and frequency-dependent effects, and constrained by design rules. We train and evaluate FALCON on a large-scale custom dataset of 1M analog mm-wave circuits, generated and simulated using Cadence Spectre across 20 expert-designed topologies. Through this evaluation, FALCON demonstrates >99% accuracy in topology inference, <10% relative error in performance prediction, and efficient layout-aware design that completes in under 1 second per instance. Together, these results position FALCON as a practical and extensible foundation model for end-to-end analog circuit design automation. Our code and dataset are publicly available at https://github.com/AsalMehradfar/FALCON.
Ask about this paper
Your agent reads all of it.
Lune indexed this paper to the last equation, along with the top-tier papers that cite it. Ask a question and the answer quotes them.
Your agent calls
Luneget_paper_fulltext
Free to start. No credit card required.
Terminal
Install the CLIlune papers fulltext 787870f0-b8d0-497d-9ab5-4c5a78649f36Builds on5
- GCN-RL Circuit Designer: Transferable Transistor Sizing with Graph Neural Networks and Reinforcement LearningHanrui Wang, Kuan Wang, Jiacheng Yang, Linxiao Shen et al.DAC 2020 · 326 citations
- AnalogCoder: Analog Circuit Design via Training-Free Code GenerationYao Lai, Sungyoung Lee, Guojin Chen, Souradip Poddar et al.AAAI 2025 · 105 citations
- LaMAGIC: Language-Model-based Topology Generation for Analog Integrated CircuitsChen-Chia Chang, Yikang Shen, Shaoze Fan, Jing Li et al.ICML 2024 · 39 citations
- Learning to Design Analog Circuits to Meet Threshold SpecificationsDmitrii Krylov, Pooya Khajeh, Junhan Ouyang, Thomas Reeves et al.ICML 2023 · 13 citations
- CktGNN: Circuit Graph Neural Network for Electronic Design AutomationZehao Dong, Weidong Cao, Muhan Zhang, Dacheng Tao et al.ICLR 2023 · 12 citations
Related papers
- Domain knowledge-infused deep learning for automated analog/radio-frequency circuit parameter optimizationWeidong Cao, Mouhacine Benosman, Xuan Zhang, Rui MaDAC 2022 · 30 citations
- Performance-driven Analog Routing via Heterogeneous 3DGNN and Potential RelaxationPeng Xu, Guojin Chen, Keren Zhu, Tinghuan Chen et al.DAC 2024 · 7 citations
- Graph-Transformer-based Surrogate Model for Accelerated Converter Circuit Topology DesignShaoze Fan, Haoshu Lu, Shun Zhang, Ningyuan Cao et al.DAC 2024 · 9 citations
- CDLS: Constraint Driven Generative AI Framework for Analog Layout SynthesisPrasanth Mangalagiri, Lynn Qian, Farrukh Zafar, Praveen Mosalikanti et al.DAC 2024 · 2 citations
- OSIRIS: Bridging Analog Circuit Design and Machine Learning with Scalable Dataset GenerationGiuseppe Chiari, Michele Piccoli, Davide ZoniICLR 2026 · 4 citations
