Virtual Coset Coding for Encrypted Non-Volatile Memories with Multi-Level Cells
Stephen Longofono, Seyed Mohammad Seyedzadeh, Alex K. Jones
Abstract
Recently, Phase-Change Memory (PCM) has become a popular commercialized non-volatile memory (NVM), which has been deployed as a backing memory for DRAM main memory, secondary storage, or even as a DRAM main memory replacement. Like other NVMs, PCM has asymmetric access energy; writes dominate reads. When considering multilevel cells (MLC), this asymmetry can vary by an order of magnitude. Many schemes have been developed to take advantage of the asymmetric patterns of ‘0’s and ‘1’s in the data to reduce write energy. Because the memory is non-volatile, data can be recovered via physical attack or across system reboot cycles. To protect information stored in PCM against these attacks requires encryption. Unfortunately, most encryption algorithms scramble ‘0’s and ‘1’s in the data, effectively removing any patterns and negatively impacting schemes that leverage data bias and similarity to reduce write energy. In this paper, we introduce Virtual Coset Coding (VCC) as a workload-independent approach that reduces costly symbol transitions for storing encrypted data. VCC is based on two ideas. First, using coset encoding with random coset candidates, it is possible to effectively reduce the frequency of costly bit/symbol transitions when writing encrypted data. Second, a small set of random substrings can be used to achieve the same encoding efficiency as a large number of random coset candidates, but at a much lower encoding/decoding cost. Additionally, we demonstrate how VCC can be leveraged for energy reduction in combination with fault-mitigation and fault-tolerance to dramatically increase the lifetimes of endurance-limited NVMs, such as PCM. We evaluate the design of VCC and demonstrate that it can be implemented on-chip with only a nominal area overhead. VCC reduces dynamic energy by 22-28% while maintaining the same performance. Using our multi-objective optimization approach achieves at least a 36% improvement in lifetime over the state-of-the-art and at least a 50% improvement in lifetime vs. an unencoded memory, while maintaining its energy savings and system performance.
Ask about this paper
Your agent reads all of it.
Lune indexed this paper to the last equation, along with the top-tier papers that cite it. Ask a question and the answer quotes them.
Your agent calls
Luneget_paper_fulltext
Free to start. No credit card required.
Terminal
Install the CLIlune papers fulltext 93a234a6-9be1-4cf6-9a57-05e1470dd48cCited by top-tier papers1
Ask how each one uses itBuilds on1
Related papers
- Improving the Reliability of Next Generation SSDs using WOM-v CodesShehbaz Jaffer, Kaveh Mahdaviani, Bianca SchroederFAST 2022 · 26 citations
- DBC: Drift-aware Binary Code for Drift-tolerant Deep Neural NetworksInsu Choi, Jaeyong Chung, Joon-Sung YangDAC 2025
- Don't open row: rethinking row buffer policy for improving performance of non-volatile memoriesYongho Lee, Osang Kwon, Seokin HongDAC 2022 · 2 citations
- Runtime-guided ECC protection using online estimation of memory vulnerabilityLuc Jaulmes, Miquel Moretó, Mateo Valero, Mattan Erez et al.SC 2020 · 3 citations
- Predict and Write: Using K-Means Clustering to Extend the Lifetime of NVM StorageSaeed Kargar, Heiner Litz, Faisal NawabICDE 2021 · 12 citations
