SC2020Top-tier venue
Runtime-guided ECC protection using online estimation of memory vulnerability
Luc Jaulmes, Miquel Moretó, Mateo Valero, Mattan Erez, Marc Casas
Abstract
Diminishing reliability of semiconductor technologies and decreasing power budgets per component hinder designing next-generation high performance computing (HPC) systems. Both constraints strongly impact memory subsystems, as DRAM main memory accounts for up to 30 to 50 percent of a node's overall power consumption, and is the subsystem that is most subject to faults. Improving reliability requires stronger error correcting codes (ECCs), which incur additional power and storage costs. It is critical to develop strategies to uphold memory reliability while minimising these costs, with the goal of improving the power efficiency of computing machines.We introduce a methodology to dynamically estimate the vulnerability of data, and adjust ECC protection accordingly. Our methodology relies on information readily available to runtime systems in task-based dataflow programming models, and the existing Virtualized Error Correcting Code (VECC) schemes to provide adaptable protection. Guiding VECC using vulnerability estimates offers a wide range of reliabilityredundancy trade-offs, as reliable as using expensive offline profiling for guidance and up to to 25% safer than VECC without guidance. Runtime-guided VECC is more efficient than a stronger uniform ECC, reducing DIMM lifetime failure from 1.84% down to 1.26% while increasing DRAM energy consumption by only 1.03×.
Ask about this paper
Your agent reads all of it.
Lune indexed this paper to the last equation, along with the top-tier papers that cite it. Ask a question and the answer quotes them.
Your agent calls
Luneget_paper_fulltext
Free to start. No credit card required.
Terminal
Install the CLIlune papers fulltext 7623df8f-b2e1-4a7d-bcef-caf5a7a4ef98Related papers
- ECC Enabled Reliable and Performant Processing-in-MemoryJeageun Jung, Margaret Lee, Mattan ErezISCA 2026
- CARE: Coordinated Augmentation for Elastic Resilience on DRAM Errors in Data CentersJian Chen, Xiaowei Jiang, Ying Zhang, Liyin Liu et al.HPCA 2021 · 9 citations
- Reliability-Aware RunaheadAjeya Naithani, Lieven EeckhoutHPCA 2022 · 2 citations
- Efficient Error-Correcting-Code Mechanism for High-Throughput Memristive Processing-in-MemoryOrian Leitersdorf, Ben Perach, Ronny Ronen, Shahar KvatinskyDAC 2021 · 17 citations
- Voodoo: Memory Tagging, Authenticated Encryption, and Error Correction through MAGICLukas Lamster, Martin Unterguggenberger, David Schrammel, Stefan MangardUSENIX Security 2024 · 5 citations
