FLOWER and FaME: A Low Overhead Bit-Level Fault-map and Fault-Tolerance Approach for Deeply Scaled Memories
Donald Kline Jr., Jiangwei Zhang, Rami G. Melhem, Alex K. Jones
Abstract
To maintain appropriate yields in deeply scaled technologies requires fault-tolerance of increasingly high fault rates. These fault rates far exceed traditional general approaches such as ECC, particularly when faults accrue over time. Effective fault tolerance at such high fault rates requires detailed bit-level knowledge of the location of faulty cells. We provide a solution to this problem in the form of a space efficient, bit-level fault map called FLOWER. FLOWER utilizes Bloom filters to provide detailed fault characterization for a relatively small overhead. We demonstrate how FLOWER can enable improved fault tolerance at high fault rates by enhancing existing fault tolerance proposals and yielding 10–100x improvements. Using in-memory processing, FLOWER can maintain a less than 2% performance overhead at 10E-4 fault rates with less than 2% loss of memory density to report bit-level faults with high accuracy. Using a tuned novel hashing technique called MinCI, FLOWER for memory achieves considerably lower false positives than with disk-level hashing techniques at a fraction of the performance overhead. With a new technique to protect against errors during in-memory operations, PETAL bits, FLOWER can remain resilient against random errors while efficiently targeting predictable errors. Furthermore, we propose a new fault tolerance scheme called FaME, which provides ultra-efficient bit-level sparing by using the FLOWER fault map to identify the location of faults. FLOWER+FaME can achieve 14x longer PCM memory lifetime with half the area overhead versus SECDED ECC.
Ask about this paper
Your agent reads all of it.
Lune indexed this paper to the last equation, along with the top-tier papers that cite it. Ask a question and the answer quotes them.
Your agent calls
Luneget_paper_fulltext
Free to start. No credit card required.
Terminal
Install the CLIlune papers fulltext eb4be088-7779-47c8-831b-e6572fc36855Cited by top-tier papers3
- HARP: Practically and Effectively Identifying Uncorrectable Errors in Memory Chips That Use On-Die Error-Correcting CodesMinesh Patel, Geraldo F. Oliveira, Onur MutluMICRO 2021 · 16 citations
- Realizing Extreme Endurance Through Fault-aware Wear Leveling and Improved ToleranceJiangwei Zhang, Chong Wang, Zhenhua Zhu, Donald Kline et al.HPCA 2023 · 5 citations
- Virtual Coset Coding for Encrypted Non-Volatile Memories with Multi-Level CellsStephen Longofono, Seyed Mohammad Seyedzadeh, Alex K. JonesHPCA 2022 · 4 citations
Related papers
- HashTag: Hash-based Integrity Protection for Tagged ArchitecturesLukas Lamster, Martin Unterguggenberger, David Schrammel, Stefan MangardUSENIX Security 2023
- CARE: Coordinated Augmentation for Elastic Resilience on DRAM Errors in Data CentersJian Chen, Xiaowei Jiang, Ying Zhang, Liyin Liu et al.HPCA 2021 · 9 citations
- PoP-ECC: Robust and Flexible Error Correction against Multi-Bit Upsets in DNN AcceleratorsTaewon Park, Saeid Gorgin, Dongwhee Kim, Jaeho Shin et al.DAC 2025 · 2 citations
- Polymorphic Error CorrectionEvgeny Manzhosov, Simha SethumadhavanMICRO 2024 · 1 citation
- Revisiting Residue Codes for Modern MemoriesEvgeny Manzhosov, Adam Hastings, Meghna Pancholi, Ryan Piersma et al.MICRO 2022 · 23 citations
