RoSE: Robust Analog Circuit Parameter Optimization with Sampling-Efficient Reinforcement Learning
Jian Gao, Weidong Cao, Xuan Zhang
摘要
Design automation of analog circuits has been a long-standing challenge in the integrated circuit field. Recently, multiple methods based on learning or optimization have demonstrated great promise in automating device sizing for analog circuits. However, they often ignore the strong susceptibility of analog circuits to process, voltage, and temperature (PVT) variations or suffer from low sampling efficiency to train algorithms. To address these critical limitations, this paper proposes RoSE, the first Robust analog circuit parameter optimization framework with high Sampling Efficience by synergistically combining Bayesian Optimization (BO) and reinforcement learning (RL). Its core is to use the fast convergence of BO to find an optimized starting point for the backbone RL agent to notably improve its sampling efficiency during the learning process. With this pre-optimization, we further leverage the RL’s superior optimization ability to achieve robust device sizing by incorporating sufficient features of PVT variations into the representation learning loop. Experimental results of our proposed method on exemplary circuits show 3.25×∼16× improvement of sampling efficiency and 6.8× ∼ 24× improvement of figure-of-merit (FoM, defined with design efficiency and design accuracy) as compared to prior methods.
问问这篇 Paper
问问你的智能体。
Lune 读过与它相关的顶会 Paper,每个回答都会注明依据哪几篇。
引用它的顶会 Paper2
- AnalogGenie: A Generative Engine for Automatic Discovery of Analog Circuit TopologiesJian Gao, Weidong Cao, Junyi Yang, Xuan ZhangICLR 2025
- Priority-Based Graph-Enhanced Reinforcement Learning for Robust Analog Circuit OptimizationJintao Li, Zhenxin Chen, Sicheng He, Aojin Li 等AAAI 2026
相关 Paper
- PVTSizing: A TuRBO-RL-Based Batch-Sampling Optimization Framework for PVT-Robust Analog Circuit SynthesisZichen Kong, Xiyuan Tang, Wei Shi, Yiheng Du 等DAC 2024 · 被引用 17 次
- GLOVA: Global and Local Variation-Aware Analog Circuit Design with Risk-Sensitive Reinforcement LearningDongjun Kim, Junwoo Park, Chaehyeon Shin, Jaeheon Jung 等DAC 2025 · 被引用 5 次
- DNN-Opt: An RL Inspired Optimization for Analog Circuit Sizing using Deep Neural NetworksAhmet Faruk Budak, Prateek Bhansali, Bo Liu, Nan Sun 等DAC 2021 · 被引用 94 次
- Using Probabilistic Model Rollouts to Boost the Sample Efficiency of Reinforcement Learning for Automated Analog Circuit SizingMohsen Ahmadzadeh, Georges G. E. GielenDAC 2024 · 被引用 5 次
- Domain knowledge-infused deep learning for automated analog/radio-frequency circuit parameter optimizationWeidong Cao, Mouhacine Benosman, Xuan Zhang, Rui MaDAC 2022 · 被引用 30 次
