Gemmini: Enabling Systematic Deep-Learning Architecture Evaluation via Full-Stack Integration
Hasan Genc, Seah Kim, Alon Amid, Ameer Haj-Ali, Vighnesh Iyer, Pranav Prakash, Jerry Zhao, Daniel Grubb, Harrison Liew, Howard Mao, Albert J. Ou, Colin Schmidt
摘要
DNN accelerators are often developed and evaluated in isolation without considering the cross-stack, system-level effects in real-world environments. This makes it difficult to appreciate the impact of Systemon-Chip (SoC) resource contention, OS overheads, and programmingstack inefficiencies on overall performance/energy-efficiency. To address this challenge, we present Gemmini, an open-source 1 , full-stack DNN accelerator generator. Gemmini generates a wide design-space of efficient ASIC accelerators from a flexible architectural template, together with flexible programming stacks and full SoCs with shared resources that capture system-level effects. Gemmini-generated accelerators have also been fabricated, delivering up to three orders-of-magnitude speedups over high-performance CPUs on various DNN benchmarks.
问问这篇 Paper
智能体会读完全文。
Lune 把这篇 Paper 索引到了最后一个公式,引用它的顶会 Paper 也一样。你提问,回答直接引用原文。
引用它的顶会 Paper52
- HASCO: Towards Agile HArdware and Software CO-design for Tensor ComputationQingcheng Xiao, Size Zheng, Bingzhe Wu, Pengcheng Xu 等ISCA 2021 · 被引用 73 次
- AMOS: enabling automatic mapping for tensor computations on spatial accelerators with hardware abstractionSize Zheng, Renze Chen, Anjiang Wei, Yicheng Jin 等ISCA 2022 · 被引用 63 次
- LLMCompass: Enabling Efficient Hardware Design for Large Language Model InferenceHengrui Zhang, August Ning, Rohan Baskar Prabhakar, David WentzlaffISCA 2024 · 被引用 58 次
- Exocompilation for productive programming of hardware acceleratorsYuka Ikarashi, Gilbert Louis Bernstein, Alex Reinking, Hasan Genc 等PLDI 2022 · 被引用 56 次
- LISA: Graph Neural Network based Portable Mapping on Spatial AcceleratorsZhaoying Li, Dan Wu, Dhananjaya Wijerathne, Tulika MitraHPCA 2022 · 被引用 43 次
它引用的顶会 Paper6
- SIGMA: A Sparse and Irregular GEMM Accelerator with Flexible Interconnects for DNN TrainingEric Qin, Ananda Samajdar, Hyoukjun Kwon, Vineet Nadella 等HPCA 2020 · 被引用 490 次
- Interstellar: Using Halide's Scheduling Language to Analyze DNN AcceleratorsXuan Yang, Mingyu Gao, Qiaoyi Liu, Jeff Setter 等ASPLOS 2020 · 被引用 237 次
- HybridDNN: A Framework for High-Performance Hybrid DNN Accelerator Design and ImplementationHanchen Ye, Xiaofan Zhang, Zhize Huang, Gengsheng Chen 等DAC 2020 · 被引用 72 次
- NeuMMU: Architectural Support for Efficient Address Translations in Neural Processing UnitsBongjoon Hyun, Youngeun Kwon, Yujeong Choi, John Kim 等ASPLOS 2020 · 被引用 29 次
- SparseTrain: Exploiting Dataflow Sparsity for Efficient Convolutional Neural Networks TrainingPengcheng Dai, Jianlei Yang, Xucheng Ye, Xingzhou Cheng 等DAC 2020 · 被引用 27 次
相关 Paper
- Gemini: Mapping and Architecture Co-exploration for Large-scale DNN Chiplet AcceleratorsJingwei Cai, Zuotong Wu, Sen Peng, Yuchen Wei 等HPCA 2024 · 被引用 65 次
- DeepBurning-SEG: Generating DNN Accelerators of Segment-Grained Pipeline ArchitectureXuyi Cai, Ying Wang, Xiaohan Ma, Yinhe Han 等MICRO 2022 · 被引用 25 次
- ImaGen: A General Framework for Generating Memory- and Power-Efficient Image Processing AcceleratorsNisarg Ujjainkar, Jingwen Leng, Yuhao ZhuISCA 2023 · 被引用 13 次
- Co-Exploration of Neural Architectures and Heterogeneous ASIC Accelerator Designs Targeting Multiple TasksLei Yang, Zheyu Yan, Meng Li, Hyoukjun Kwon 等DAC 2020 · 被引用 115 次
- Accelerating applications using edge tensor processing unitsKuan-Chieh Hsu, Hung-Wei TsengSC 2021 · 被引用 33 次
