ImaGen: A General Framework for Generating Memory- and Power-Efficient Image Processing Accelerators
Nisarg Ujjainkar, Jingwen Leng, Yuhao Zhu
摘要
Image processing algorithms are prime targets for hardware acceleration as they are commonly used in resource-and power-limited applications. Today's image processing accelerator designs make rigid assumptions about the algorithm structures and/or on-chip memory resources. As a result, they either have narrow applicability or result in inefficient designs.
This paper presents a compiler framework that automatically generates memory-and power-efficient image processing accelerators. We allow programmers to describe generic image processing algorithms (in a domain specific language) and specify on-chip memory structures available. Our framework then formulates a constrained optimization problem that minimizes on-chip memory usage while maintaining theoretical maximum throughput. The key challenge we address is to analytically express the throughput bottleneck, on-chip memory contention, to enable a lightweight compilation. FPGA prototyping and ASIC synthesis show that, compared to existing approaches, accelerators generated by our framework reduce the on-chip memory usage and/or power consumption by double digits. ImaGen code is available at: https://github.com/horizon-research/imagen.
问问这篇 Paper
智能体会读完全文。
Lune 把这篇 Paper 索引到了每一个公式,引用它的顶会 Paper 也一样。你提问,回答直接引用原文。
引用它的顶会 Paper4
- MetaSapiens: Real-Time Neural Rendering with Efficiency-Aware Pruning and Accelerated Foveated RenderingWeikai Lin, Yu Feng, Yuhao ZhuASPLOS 2025 · 被引用 30 次
- D-VSync: Decoupled Rendering and Displaying for Smartphone GraphicsYuanpei Wu, Dong Du, Chao Xu, Yubin Xia 等ASPLOS 2025 · 被引用 3 次
- StreamGrid: Streaming Point Cloud Analytics via Compulsory Splitting and Deterministic TerminationYu Feng, Zheng Liu, Weikai Lin, Zihan Liu 等ASPLOS 2025 · 被引用 2 次
- Learning Hierarchical Line Buffer for Image ProcessingJiacheng Li, Feiran Li, Daisuke IsoICCV 2025 · 被引用 1 次
它引用的顶会 Paper9
- DSAGEN: Synthesizing Programmable Spatial AcceleratorsJian Weng, Sihao Liu, Vidushi Dadu, Zhengrong Wang 等ISCA 2020 · 被引用 140 次
- CoSA: Scheduling by Constrained Optimization for Spatial AcceleratorsQijing Huang, Aravind Kalaiah, Minwoo Kang, James Demmel 等ISCA 2021 · 被引用 120 次
- S2TA: Exploiting Structured Sparsity for Energy-Efficient Mobile CNN AccelerationZhi Gang Liu, Paul N. Whatmough, Yuhao Zhu, Matthew MattinaHPCA 2022 · 被引用 110 次
- Mesorasi: Architecture Support for Point Cloud Analytics via Delayed-AggregationYu Feng, Boyuan Tian, Tiancheng Xu, Paul N. Whatmough 等MICRO 2020 · 被引用 72 次
- Accelerating sparse DNN models without hardware-support via tile-wise sparsityCong Guo, Bo Yang Hsueh, Jingwen Leng, Yuxian Qiu 等SC 2020 · 被引用 65 次
相关 Paper
- iPIM: Programmable In-Memory Image Processing Accelerator Using Near-Bank ArchitecturePeng Gu, Xinfeng Xie, Yufei Ding, Guoyang Chen 等ISCA 2020 · 被引用 77 次
- OptiPIM: Optimizing Processing-in-Memory Acceleration Using Integer Linear ProgrammingJiantao Liu, Minxuan Zhou, Yue Pan, Chien-Yi Yang 等ISCA 2025 · 被引用 6 次
- SOFF: An OpenCL High-Level Synthesis Framework for FPGAsGangwon Jo, Heehoon Kim, Jeesoo Lee, Jaejin LeeISCA 2020 · 被引用 20 次
- HIR: An MLIR-based Intermediate Representation for Hardware Accelerator DescriptionKingshuk Majumder, Uday BondhugulaASPLOS 2023 · 被引用 12 次
- CIMFlow: An Integrated Framework for Systematic Design and Evaluation of Digital CIM ArchitecturesYingjie Qi, Jianlei Yang, Yiou Wang, Yikun Wang 等DAC 2025 · 被引用 2 次
