Hardware-Software Co-Design for Brain-Computer Interfaces
Ioannis Karageorgos, Karthik Sriram, Ján Veselý, Michael Wu, Marc Powell, David A. Borton, Rajit Manohar, Abhishek Bhattacharjee
摘要
Brain-computer interfaces (BCIs) offer avenues to treat neurological disorders, shed light on brain function, and interface the brain with the digital world. Their wider adoption rests, however, on achieving adequate real-time performance, meeting stringent power constraints, and adhering to FDA-mandated safety requirements for chronic implantation. BCIs have, to date, been designed as custom ASICs for specific diseases or for specific tasks in specific brain regions. General-purpose architectures that can be used to treat multiple diseases and enable various computational tasks are needed for wider BCI adoption, but the conventional wisdom is that such systems cannot meet necessary performance and power constraints. We present HALO (Hardware Architecture for LOw-power BCIs), a general-purpose architecture for implantable BCIs. HALO enables tasks such as treatment of disorders (e.g., epilepsy, movement disorders), and records/processes data for studies that advance our understanding of the brain. We use electrophysiological data from the motor cortex of a non-human primate to determine how to decompose HALO's computational capabilities into hardware building blocks. We simplify, prune, and share these building blocks to judiciously use available hardware resources while enabling many modes of brain-computer interaction. The result is a configurable heterogeneous array of hardware processing elements (PEs). The PEs are configured by a low-power RISC-V micro-controller into signal processing pipelines that meet the target performance and power constraints necessary to deploy HALO widely and safely.
问问这篇 Paper
问问你的智能体。
Lune 读过与它相关的顶会 Paper,每个回答都会注明依据哪几篇。
引用它的顶会 Paper6
- OverGen: Improving FPGA Usability through Domain-specific Overlay GenerationSihao Liu, Jian Weng, Dylan Kupsh, Atefeh Sohrabizadeh 等MICRO 2022 · 被引用 32 次
- uBrain: a unary brain computer interfaceDi Wu, Jingjie Li, Zhewen Pan, Younghyun Kim 等ISCA 2022 · 被引用 20 次
- SCALO: An Accelerator-Rich Distributed System for Scalable Brain-Computer InterfacingKarthik Sriram, Raghavendra Pradyumna Pothukuchi, Michal Gerasimiuk, Muhammed Ugur 等ISCA 2023 · 被引用 18 次
- MINDFUL: Safe, Implantable, Large-Scale Brain-Computer Interfaces from a System-Level Design PerspectiveGuy Eichler, Yatin Gilhotra, Nanyu Zeng, Martha A. Kim 等MICRO 2025 · 被引用 3 次
- PipeLink: A Pipelined Resource Sharing System for Dataflow High-Level SynthesisRui Li, Lincoln Berkley, Rajit ManoharDAC 2025
相关 Paper
- An Energy-Efficient Kalman Filter Architecture with Tunable Accuracy for Brain-Computer InterfacesGuy Eichler, Joseph Zuckerman, Luca P. CarloniDAC 2025 · 被引用 1 次
- Rearchitecting a Neuromorphic Processor for Spike-Driven Brain-Computer InterfacingHunjun Lee, Yeongwoo Jang, Daye Jung, Seunghyun Song 等MICRO 2024 · 被引用 3 次
- TierX: A Simulation Framework for Multi-tier BCI System Design Evaluation and ExplorationSeunghyun Song, Yeongwoo Jang, Daye Jung, Kyungsoo Park 等ASPLOS 2026
- Repairing Brain-Computer Interfaces with Fault-Based Data AcquisitionCailin Winston, Caleb Winston, Chloe N. Winston, Claris Winston 等ICSE 2022
- NCPU: An Embedded Neural CPU Architecture on Resource-Constrained Low Power Devices for Real-time End-to-End PerformanceTianyu Jia, Yuhao Ju, Russ Joseph, Jie GuMICRO 2020 · 被引用 21 次
