PipeLink: A Pipelined Resource Sharing System for Dataflow High-Level Synthesis
Rui Li, Lincoln Berkley, Rajit Manohar
摘要
Dynamically scheduled high-level synthesis (HLS) is an approach to HLS that maps programs into dataflow circuits. These circuits use distributed control for communication and therefore can be automatically pipelined. However, pipelined function call is challenging due to the absence of centralized control, thus general software programs cannot be well-supported by the HLS tools. Traditional solutions to this problem impose restrictions on pipelining when accessing the shared functions. We present PipeLink, a modular synthesis method that decomposes the synthesis into compilation stage and linking stage, which enables the fully-pipelined access to shared functions in dataflow circuits. We develop a complete HLS engine using this approach and use asynchronous circuits as the target implementation. Our engine supports pipelined access to shared function units, as well as pipelined memory access in a unified fashion. Compared to existing HLS tools, PipeLink results in 20X reduction in energy and 1.56 X improvement in throughput.
问问这篇 Paper
智能体会读完全文。
Lune 把这篇 Paper 索引到了每一个公式,引用它的顶会 Paper 也一样。你提问,回答直接引用原文。
它引用的顶会 Paper2
- Warehouse-scale video acceleration: co-design and deployment in the wildParthasarathy Ranganathan, Daniel Stodolsky, Jeff Calow, Jeremy Dorfman 等ASPLOS 2021 · 被引用 43 次
- Hardware-Software Co-Design for Brain-Computer InterfacesIoannis Karageorgos, Karthik Sriram, Ján Veselý, Michael Wu 等ISCA 2020 · 被引用 34 次
相关 Paper
- CRUSH: A Credit-Based Approach for Functional Unit Sharing in Dynamically Scheduled HLSJiahui Xu, Lana JosipovicASPLOS 2025 · 被引用 1 次
- A Streaming Collectives Interface Targeting Dataflow Acceleration and HPC WorkloadsNicholas Contini, Jake Queiser, Bharath Ramesh, Hari Subramoni 等SC 2025 · 被引用 1 次
- An Iterative Method for Mapping-Aware Frequency Regulation in Dataflow CircuitsCarmine Rizzi, Andrea Guerrieri, Lana JosipovicDAC 2023 · 被引用 5 次
- ElasticMiter: Formally Verified Dataflow Circuit RewritesAyatallah Elakhras, Jiahui Xu, Martin Erhart, Paolo Ienne 等ASPLOS 2025 · 被引用 3 次
- ScaleHLS: A New Scalable High-Level Synthesis Framework on Multi-Level Intermediate RepresentationHanchen Ye, Cong Hao, Jianyi Cheng, Hyunmin Jeong 等HPCA 2022 · 被引用 77 次
