FirePerf: FPGA-Accelerated Full-System Hardware/Software Performance Profiling and Co-Design
Sagar Karandikar, Albert J. Ou, Alon Amid, Howard Mao, Randy H. Katz, Borivoje Nikolic, Krste Asanovic
摘要
Achieving high-performance when developing specialized hardware/software systems requires understanding and improving not only core compute kernels, but also intricate and elusive system-level bottlenecks. Profiling these bottlenecks requires both high-fidelity introspection and the ability to run sufficiently many cycles to execute complex software stacks, a challenging combination. In this work, we enable agile full-system performance optimization for hardware/ software systems with FirePerf, a set of novel out-of-band system-level performance profiling capabilities integrated into the open-source FireSim FPGA-accelerated hardware simulation platform. Using out-of-band call stack reconstruction and automatic performance counter insertion, FirePerf enables introspecting into hardware and software at appropriate abstraction levels to rapidly identify opportunities for software optimization and hardware specialization, without disrupting end-to-end system behavior like traditional profiling tools. We demonstrate the capabilities of FirePerf with a case study that optimizes the hardware/software stack of an open-source RISC-V SoC with an Ethernet NIC to achieve 8× end-to-end improvement in achievable bandwidth for networking applications running on Linux. We also deploy a RISC-V Linux kernel optimization discovered with FirePerf on commercial RISC-V silicon, resulting in up to 1.72× improvement in network performance.
问问这篇 Paper
智能体会读完全文。
Lune 把这篇 Paper 索引到了每一个公式,引用它的顶会 Paper 也一样。你提问,回答直接引用原文。
引用它的顶会 Paper4
- Towards Developing High Performance RISC-V Processors Using Agile MethodologyYinan Xu, Zihao Yu, Dan Tang, Guokai Chen 等MICRO 2022 · 被引用 108 次
- TIP: Time-Proportional Instruction ProfilingBjörn Gottschall, Lieven Eeckhout, Magnus JahreMICRO 2021 · 被引用 16 次
- Debugging in the brave new world of reconfigurable hardwareJiacheng Ma, Gefei Zuo, Kevin Loughlin, Haoyang Zhang 等ASPLOS 2022 · 被引用 16 次
- TEA: Time-Proportional Event AnalysisBjörn Gottschall, Lieven Eeckhout, Magnus JahreISCA 2023 · 被引用 11 次
相关 Paper
- FireAxe: Partitioned FPGA-Accelerated Simulation of Large-Scale RTL DesignsJoonho Whangbo, Edwin Lim, Chengyi Lux Zhang, Kevin Anderson 等ISCA 2024 · 被引用 6 次
- Fast End-to-End Performance Simulation of Accelerated Hardware-Software StacksJiacheng Ma, Jonas Kaufmann, Emilien Guandalino, Rishabh R. Iyer 等SOSP 2025
- Enabling Continuous, in-Field Introspection: The Programmable IPU ArchitectureIan McDougall, Shayne Wadle, Harish Batchu, Karthikeyan SankaralingamISCA 2026
- GSIM: Accelerating RTL Simulation for Large-Scale DesignsLu Chen, Dingyi Zhao, Zihao Yu, Ninghui Sun 等DAC 2025 · 被引用 1 次
- FabricPerf: Measuring NIC-less Scale-Up Network through GPU Communication Kernel ProfilingSonglin Huang, Chenshu WuSIGCOMM 2026
