Architecting DDR5 DRAM caches for non-volatile memory systems
Xin Xin, Wanyi Zhu, Li Zhao
2022年份
3被引次数
1顶会引用
摘要
With the release of Intel's Optane DIMM, Non-Volatile Memories (NVMs) are emerging as viable alternatives to DRAM memories because of the advantage of higher capacity. However, the higher latency and lower bandwidth of Optane prevent it from outright replacing DRAM. A prevailing strategy is to employ existing DRAM as a data cache for Optane, thereby achieving overall benefit in capacity, bandwidth, and latency.
问问这篇 Paper
问问你的智能体。
Lune 读过与它相关的顶会 Paper,每个回答都会注明依据哪几篇。
引用它的顶会 Paper1
问问它们各自怎么用它相关 Paper
- HeMem: Scalable Tiered Memory Management for Big Data Applications and Real NVMAmanda Raybuck, Tim Stamler, Wei Zhang, Mattan Erez 等SOSP 2021 · 被引用 93 次
- NVLeak: Off-Chip Side-Channel Attacks via Non-Volatile Memory SystemsZixuan Wang, Mohammadkazem Taram, Daniel Moghimi, Steven Swanson 等USENIX Security 2023
- Evaluating Persistent Memory Range Indexes: Part TwoYuliang He, Duo Lu, Kaisong Huang, Tianzheng WangVLDB 2022 · 被引用 26 次
- Stealth-Persist: Architectural Support for Persistent Applications in Hybrid Memory SystemsMazen Al-Wadi, Vamsee Reddy Kommareddy, Clayton Hughes, Simon David Hammond 等HPCA 2021 · 被引用 9 次
- AutoTM: Automatic Tensor Movement in Heterogeneous Memory Systems using Integer Linear ProgrammingMark Hildebrand, Jawad Khan, Sanjeev Trika, Jason Lowe-Power 等ASPLOS 2020 · 被引用 70 次
