Revet: A Language and Compiler for Dataflow Threads
Alexander C. Rucker, Shiv Sundram, Coleman Smith, Matthew Vilim, Raghu Prabhakar, Fredrik Kjølstad, Kunle Olukotun
摘要
Spatial dataflow architectures such as reconfigurable dataflow accelerators (RDA) can provide much higher performance and efficiency than CPUs and GPUs. In particular, vectorized reconfigurable dataflow accelerators (vRDA) in recent literature represent a design point that enhances the efficiency of dataflow architectures with vectorization. Today, vRDAs can be exploited using either hard-coded kernels or MapReduce languages like Spatial, which cannot vectorize data-dependent control flow. In contrast, CPUs and GPUs can be programmed using general-purpose threaded abstractions.
The ideal combination would be the generality of a threaded programming model coupled with the efficient execution model of a vRDA. We introduce Revet: a programming model, compiler, and execution model that lets threaded applications run efficiently on vRDAs. The Revet programming language uses threads to support a broader range of applications than prior parallel-patterns approaches, and our MLIR-based compiler lowers this language to a generic dataflow backend that operates on streaming tensors. Finally, we show that mapping threads to dataflow out-performs GPUs, the current state-of-the-art for threaded accelerators, by 3.8×.
问问这篇 Paper
智能体会读完全文。
Lune 把这篇 Paper 索引到了每一个公式,引用它的顶会 Paper 也一样。你提问,回答直接引用原文。
引用它的顶会 Paper6
- HIDA: A Hierarchical Dataflow Compiler for High-Level SynthesisHanchen Ye, Hyegang Jun, Deming ChenASPLOS 2024 · 被引用 21 次
- StreamTensor: Make Tensors Stream in Dataflow Accelerators for LLMsHanchen Ye, Deming ChenMICRO 2025 · 被引用 5 次
- Scaling Deep Learning Computation over the Inter-Core Connected Intelligence Processor with T10Yiqi Liu, Yuqi Xue, Yu Cheng, Lingxiao Ma 等SOSP 2024 · 被引用 5 次
- Ripple: Asynchronous Programming for Spatial Dataflow ArchitecturesSouradip Ghosh, Yufei Shi, Brandon Lucia, Nathan BeckmannPLDI 2025 · 被引用 4 次
- Streaming Tensor Programs: A Streaming Abstraction for Dynamic ParallelismGina Sohn, Genghan Zhang, Konstantin Hoßfeld, Jungwoo Kim 等ASPLOS 2026 · 被引用 1 次
它引用的顶会 Paper9
- DSAGEN: Synthesizing Programmable Spatial AcceleratorsJian Weng, Sihao Liu, Vidushi Dadu, Zhengrong Wang 等ISCA 2020 · 被引用 140 次
- Snafu: An Ultra-Low-Power, Energy-Minimal CGRA-Generation Framework and ArchitectureGraham Gobieski, Ahmet Oguz Atli, Kenneth Mai, Brandon Lucia 等ISCA 2021 · 被引用 84 次
- Fifer: Practical Acceleration of Irregular Applications on Reconfigurable ArchitecturesQuan M. Nguyen, Daniel SánchezMICRO 2021 · 被引用 60 次
- SARA: Scaling a Reconfigurable Dataflow AcceleratorYaqi Zhang, Nathan Zhang, Tian Zhao, Matt Vilim 等ISCA 2021 · 被引用 58 次
- Fleet: A Framework for Massively Parallel Streaming on FPGAsJames Thomas, Pat Hanrahan, Matei ZahariaASPLOS 2020 · 被引用 39 次
相关 Paper
- Aurochs: An Architecture for Dataflow ThreadsMatthew Vilim, Alexander Rucker, Kunle OlukotunISCA 2021 · 被引用 23 次
- MESA: Microarchitecture Extensions for Spatial Architecture GenerationDong Kai Wang, Jiaqi Lou, Naiyin Jin, Edwin Mascarenhas 等ISCA 2023 · 被引用 2 次
- A Hybrid Systolic-Dataflow Architecture for Inductive Matrix AlgorithmsJian Weng, Sihao Liu, Zhengrong Wang, Vidushi Dadu 等HPCA 2020 · 被引用 80 次
- Towards Efficient Control Flow Handling in Spatial Architecture via Architecting the Control Flow PlaneJinyi Deng, Xinru Tang, Jiahao Zhang, Yuxuan Li 等MICRO 2023 · 被引用 15 次
- Rammer: Enabling Holistic Deep Learning Compiler Optimizations with rTasksLingxiao Ma, Zhiqiang Xie, Zhi Yang, Jilong Xue 等OSDI 2020 · 被引用 192 次
