Towards Efficient Control Flow Handling in Spatial Architecture via Architecting the Control Flow Plane
Jinyi Deng, Xinru Tang, Jiahao Zhang, Yuxuan Li, Linyun Zhang, Boxiao Han, Hongjun He, Fengbin Tu, Leibo Liu, Shaojun Wei, Yang Hu, Shouyi Yin
摘要
Spatial architecture is a high-performance architecture that uses control flow graphs and data flow graphs as the computational model and producer/consumer models as the execution models. However, existing spatial architectures suffer from control flow handling challenges. Upon categorizing their PE execution models, we find that they lack autonomous, peer-to-peer, and temporally loosely-coupled control flow handling capability. This leads to limited performance in intensive control programs.
A spatial architecture, Marionette, is proposed, with an explicitdesigned control flow plane. The Control Flow Plane enables autonomous, peer-to-peer and temporally loosely-coupled control flow handling. The Proactive PE Configuration ensures computationoverlapped and timely configuration to improve handling Branch Divergence. The Agile PE Assignment enhance the pipeline performance of Imperfect Loops. We develop full stack of Marionette (ISA, compiler, simulator, RTL) and demonstrate that in a variety of challenging intensive control programs, compared to state-of-theart spatial architectures, Marionette outperforms Softbrain, TIA, REVEL, and RipTide by geomean 2.88×, 3.38×, 1.55×, and 2.66×.
问问这篇 Paper
智能体会读完全文。
Lune 把这篇 Paper 索引到了每一个公式,引用它的顶会 Paper 也一样。你提问,回答直接引用原文。
引用它的顶会 Paper3
- Enhancing CGRA Efficiency Through Aligned Compute and Communication ProvisioningZhaoying Li, Pranav Dangi, Chenyang Yin, Thilini Kaushalya Bandara 等ASPLOS 2025 · 被引用 8 次
- Let It Flow: A Formally Verified Compilation Framework for Asynchronous DataflowZhengyao Lin, Yi Cai, Milijana SurbatovichPLDI 2026 · 被引用 1 次
- NEURA: A Unified and Retargetable Compilation Framework for Coarse-Grained Reconfigurable ArchitecturesShangkun Li, Jinming Ge, Diyuan Tao, Zeyu Li 等PLDI 2026
它引用的顶会 Paper10
- Snafu: An Ultra-Low-Power, Energy-Minimal CGRA-Generation Framework and ArchitectureGraham Gobieski, Ahmet Oguz Atli, Kenneth Mai, Brandon Lucia 等ISCA 2021 · 被引用 84 次
- A Hybrid Systolic-Dataflow Architecture for Inductive Matrix AlgorithmsJian Weng, Sihao Liu, Zhengrong Wang, Vidushi Dadu 等HPCA 2020 · 被引用 80 次
- Ultra-Elastic CGRAs for Irregular Loop SpecializationChristopher Torng, Peitian Pan, Yanghui Ou, Cheng Tan 等HPCA 2021 · 被引用 68 次
- A programmable, energy-minimal dataflow compiler and architectureGraham Gobieski, Souradip Ghosh, Marijn Heule, Todd C. Mowry 等MICRO 2022 · 被引用 66 次
- REVAMP: a systematic framework for heterogeneous CGRA realizationThilini Kaushalya Bandara, Dhananjaya Wijerathne, Tulika Mitra, Li-Shiuan PehASPLOS 2022 · 被引用 64 次
相关 Paper
- Revet: A Language and Compiler for Dataflow ThreadsAlexander C. Rucker, Shiv Sundram, Coleman Smith, Matthew Vilim 等HPCA 2024 · 被引用 3 次
- Ripple: Asynchronous Programming for Spatial Dataflow ArchitecturesSouradip Ghosh, Yufei Shi, Brandon Lucia, Nathan BeckmannPLDI 2025 · 被引用 4 次
- TileLoom: Automatic Dataflow Planning for Tile-Based Languages on Spatial Dataflow AcceleratorsWei Li, Zhenyu Bai, Heru Wang, Pranav Dangi 等OSDI 2026 · 被引用 2 次
- MESA: Microarchitecture Extensions for Spatial Architecture GenerationDong Kai Wang, Jiaqi Lou, Naiyin Jin, Edwin Mascarenhas 等ISCA 2023 · 被引用 2 次
- EMS: efficient memory subsystem synthesis for spatial acceleratorsLiancheng Jia, Yuyue Wang, Jingwen Leng, Yun LiangDAC 2022 · 被引用 16 次
