CODIC: A Low-Cost Substrate for Enabling Custom In-DRAM Functionalities and Optimizations
Lois Orosa, Yaohua Wang, Mohammad Sadrosadati, Jeremie S. Kim, Minesh Patel, Ivan Puddu, Haocong Luo, Kaveh Razavi, Juan Gómez-Luna, Hasan Hassan, Nika Mansouri-Ghiasi, Saugata Ghose, Onur Mutlu
摘要
DRAM is the dominant main memory technology used in modern computing systems. Computing systems implement a memory controller that interfaces with DRAM via DRAM commands. DRAM executes the given commands using internal components (e.g., access transistors, sense amplifiers) that are orchestrated by DRAM internal timings, which are fixed for each DRAM command. Unfortunately, the use of fixed internal timings limits the types of operations that DRAM can perform and hinders the implementation of new functionalities and custom mechanisms that improve DRAM reliability, performance and energy. To overcome these limitations, we propose enabling programmable DRAM internal timings for controlling in-DRAM components.
To this end, we design CODIC, a new low-cost DRAM substrate that enables fine-grained control over four previously fixed internal DRAM timings that are key to many DRAM operations. We implement CODIC with only minimal changes to the DRAM chip and the DDRx interface. To demonstrate the potential of CODIC, we propose two new CODIC-based security mechanisms that outperform state-of-the-art mechanisms in several ways: (1) a new DRAM Physical Unclonable Function (PUF) that is more robust and has significantly higher throughput than state-of-the-art DRAM PUFs, and (2) the first cold boot attack prevention mechanism that does not introduce any performance or energy overheads at runtime.
问问这篇 Paper
智能体会读完全文。
Lune 把这篇 Paper 索引到了每一个公式,引用它的顶会 Paper 也一样。你提问,回答直接引用原文。
引用它的顶会 Paper9
- A Deeper Look into RowHammer's Sensitivities: Experimental Analysis of Real DRAM Chipsand Implications on Future Attacks and DefensesLois Orosa, Abdullah Giray Yaglikçi, Haocong Luo, Ataberk Olgun 等MICRO 2021 · 被引用 74 次
- QUAC-TRNG: High-Throughput True Random Number Generation Using Quadruple Row Activation in Commodity DRAM ChipsAtaberk Olgun, Minesh Patel, Abdullah Giray Yaglikçi, Haocong Luo 等ISCA 2021 · 被引用 49 次
- HiRA: Hidden Row Activation for Reducing Refresh Latency of Off-the-Shelf DRAM ChipsAbdullah Giray Yaglikçi, Ataberk Olgun, Minesh Patel, Haocong Luo 等MICRO 2022 · 被引用 43 次
- FracDRAM: Fractional Values in Off-the-Shelf DRAMFei Gao, Georgios Tziantzioulis, David WentzlaffMICRO 2022 · 被引用 22 次
- DR-STRaNGe: End-to-End System Design for DRAM-based True Random Number GeneratorsF. Nisa Bostanci, Ataberk Olgun, Lois Orosa, Abdullah Giray Yaglikçi 等HPCA 2022 · 被引用 19 次
它引用的顶会 Paper6
- TRRespass: Exploiting the Many Sides of Target Row RefreshPietro Frigo, Emanuele Vannacci, Hasan Hassan, Victor van der Veen 等S&P 2020 · 被引用 274 次
- SIMDRAM: a framework for bit-serial SIMD processing using DRAMNastaran Hajinazar, Geraldo F. Oliveira, Sven Gregorio, João Dinis Ferreira 等ASPLOS 2021 · 被引用 182 次
- Revisiting RowHammer: An Experimental Analysis of Modern DRAM Devices and Mitigation TechniquesJeremie S. Kim, Minesh Patel, Abdullah Giray Yaglikçi, Hasan Hassan 等ISCA 2020 · 被引用 161 次
- FIGARO: Improving System Performance via Fine-Grained In-DRAM Data Relocation and CachingYaohua Wang, Lois Orosa, Xiangjun Peng, Yang Guo 等MICRO 2020 · 被引用 72 次
- SysScale: Exploiting Multi-domain Dynamic Voltage and Frequency Scaling for Energy Efficient Mobile ProcessorsJawad Haj-Yahya, Mohammed Alser, Jeremie S. Kim, Abdullah Giray Yaglikçi 等ISCA 2020 · 被引用 48 次
相关 Paper
- Self-Managing DRAM: A Low-Cost Framework for Enabling Autonomous and Efficient DRAM Maintenance OperationsHasan Hassan, Ataberk Olgun, A. Giray Yaglikçi, Haocong Luo 等MICRO 2024 · 被引用 11 次
- Functionally-Complete Boolean Logic in Real DRAM Chips: Experimental Characterization and AnalysisIsmail Emir Yüksel, Yahya Can Tugrul, Ataberk Olgun, F. Nisa Bostanci 等HPCA 2024 · 被引用 32 次
- PIPF-DRAM: processing in precharge-free DRAMNezam Rohbani, Mohammad Arman Soleimani, Hamid Sarbazi-AzadDAC 2022 · 被引用 7 次
- WISEDRAM: A Reliable Bitwise In-DRAM AcceleratorMohammad Arman Soleimani, Nezam Rohbani, Adrián Cristal Kestelman, Osman S. Unsal 等DAC 2025 · 被引用 1 次
- Understanding RowHammer Under Reduced Refresh Latency: Experimental Analysis of Real DRAM Chips and Implications on Future SolutionsYahya Can Tugrul, A. Giray Yaglikçi, Ismail Emir Yüksel, Ataberk Olgun 等HPCA 2025 · 被引用 10 次
