The Laplace Microarchitecture for Tracking Data Uncertainty and Its Implementation in a RISC-V Processor
Vasileios Tsoutsouras, Orestis Kaparounakis, Bilgesu Arif Bilgin, Chatura Samarakoon, James Timothy Meech, Jan Heck, Phillip Stanley-Marbell
摘要
We present Laplace, a microarchitecture for tracking machine representations of probability distributions paired with architectural state. We present two new methods for in-processor distribution representations which are approximations of probability distributions just as floating-point number representations are approximations of real-valued numbers. Laplace executes unmodified RISC-V binaries and can track uncertainty through them. We present two sets of ISA extensions to provide a mechanism to initialize distributional information in the microarchitecture and to allow applications to query statistics of the distributional information without exposing the uncertainty representations above the ISA.
问问这篇 Paper
问问你的智能体。
Lune 读过与它相关的顶会 Paper,每个回答都会注明依据哪几篇。
引用它的顶会 Paper1
问问它们各自怎么用它相关 Paper
- BayesPerf: minimizing performance monitoring errors using Bayesian statisticsSubho S. Banerjee, Saurabh Jha, Zbigniew Kalbarczyk, Ravishankar K. IyerASPLOS 2021 · 被引用 14 次
- ProSpeCT: Provably Secure Speculation for the Constant-Time PolicyLesly-Ann Daniel, Marton Bognar, Job Noorman, Sébastien Bardin 等USENIX Security 2023
- Rigorous Evaluation of Computer Processors with Statistical Model CheckingFilip Mazurek, Arya Tschand, Yu Wang, Miroslav Pajic 等MICRO 2023 · 被引用 7 次
- Enabling Floating Point Virtualization With Tiny NumbersKevin Hayes, Peter A. DindaHPDC 2026
- Rethinking Approximate Gaussian Inference in ClassificationBálint Mucsányi, Nathaël Da Costa, Philipp HennigNeurIPS 2025 · 被引用 2 次
