Enzian: an open, general, CPU/FPGA platform for systems software research
David A. Cock, Abishek Ramdas, Daniel Schwyn, Michael Giardino, Adam Turowski, Zhenhao He, Nora Hossle, Dario Korolija, Melissa Licciardello, Kristina Martsenko, Reto Achermann, Gustavo Alonso, Timothy Roscoe
摘要
Hybrid computing platforms, comprising CPU cores and FPGA logic, are increasingly used for accelerating data-intensive workloads in cloud deployments, and are a growing topic of interest in systems research. However, from a research perspective, existing hardware platforms are limited: they are often optimized for concrete, narrow use-cases and, therefore lack the flexibility needed to explore other applications and configurations.
We show that a research group can design and build a more general, open, and affordable hardware platform for hybrid systems research. The platform, Enzian, is capable of duplicating the functionality of existing CPU/FPGA systems with comparable performance but in an open, flexible system. It couples a large FPGA with a server-class CPU in an asymmetric cache-coherent NUMA system. Enzian also enables research not possible with existing hybrid platforms, through explicit access to coherence messages, extensive thermal and power instrumentation, and an open, programmable baseboard management processor.
Enzian is already being used in multiple projects, is open source (both hardware and software), and available for remote use. We present the design principles of Enzian, the challenges in building it, and evaluate it with a range of existing research use-cases alongside other, more specialized platforms, as well as demonstrating research not possible on existing platforms.
问问这篇 Paper
智能体会读完全文。
Lune 把这篇 Paper 索引到了每一个公式,引用它的顶会 Paper 也一样。你提问,回答直接引用原文。
引用它的顶会 Paper14
- SmartDS: Middle-Tier-centric SmartNIC Enabling Application-aware Message Split for Disaggregated Block StorageJie Zhang, Hongjing Huang, Lingjun Zhu, Shu Ma 等ISCA 2023 · 被引用 15 次
- SMAPPIC: Scalable Multi-FPGA Architecture Prototype Platform in the CloudGrigory Chirkov, David WentzlaffASPLOS 2023 · 被引用 13 次
- CAESAR: Coherence-Aided Elective and Seamless Alternative Routing via on-chip FPGAShahin Roozkhosh, Denis Hoornaert, Renato MancusoRTSS 2022 · 被引用 10 次
- RpcNIC: Enabling Efficient Datacenter RPC Offloading on PCIe-attached SmartNICsJie Zhang, Hongjing Huang, Xuzheng Chen, Xiang Li 等HPCA 2025 · 被引用 6 次
- Coyote v2: Raising the Level of Abstraction for Data Center FPGAsBenjamin Ramhorst, Dario Korolija, Maximilian Jakob Heer, Jonas Dann 等SOSP 2025 · 被引用 6 次
它引用的顶会 Paper7
- Rethinking software runtimes for disaggregated memoryIrina Calciu, M. Talha Imran, Ivan Puddu, Sanidhya Kashyap 等ASPLOS 2021 · 被引用 116 次
- Do OS abstractions make sense on FPGAs?Dario Korolija, Timothy Roscoe, Gustavo AlonsoOSDI 2020 · 被引用 114 次
- StRoM: smart remote memoryDavid Sidler, Zeke Wang, Monica Chiosa, Amit Kulkarni 等EuroSys 2020 · 被引用 83 次
- A Hypervisor for Shared-Memory FPGA PlatformsJiacheng Ma, Gefei Zuo, Kevin Loughlin, Xiaohe Cheng 等ASPLOS 2020 · 被引用 64 次
- Dagger: efficient and fast RPCs in cloud microservices with near-memory reconfigurable NICsNikita Lazarev, Shaojie Xiang, Neil Adit, Zhiru Zhang 等ASPLOS 2021 · 被引用 54 次
相关 Paper
- BYOC: A "Bring Your Own Core" Framework for Heterogeneous-ISA ResearchJonathan Balkind, Katie Lim, Michael Schaffner, Fei Gao 等ASPLOS 2020 · 被引用 29 次
- Enabling Transparent Acceleration of Big Data Frameworks using Heterogeneous HardwareMaria Xekalaki, Juan Fumero, Athanasios Stratikopoulos, Katerina Doka 等VLDB 2022 · 被引用 12 次
- Duet: Creating Harmony between Processors and Embedded FPGAsAng Li, August Ning, David WentzlaffHPCA 2023 · 被引用 7 次
- HybridDNN: A Framework for High-Performance Hybrid DNN Accelerator Design and ImplementationHanchen Ye, Xiaofan Zhang, Zhize Huang, Gengsheng Chen 等DAC 2020 · 被引用 72 次
- Enabling Rack-scale Confidential Computing using Heterogeneous Trusted Execution EnvironmentJianping Zhu, Rui Hou, XiaoFeng Wang, Wenhao Wang 等S&P 2020 · 被引用 95 次
