Memory-Efficient Hashed Page Tables
Jovan Stojkovic, Namrata Mantri, Dimitrios Skarlatos, Tianyin Xu, Josep Torrellas
Abstract
Conventional radix-tree page tables have scalability challenges, as address translation following a TLB miss potentially requires multiple memory accesses in sequence. An alternative is hashed page tables (HPTs) where, conceptually, address translation needs only one memory access. Traditionally, HPTs have been shunned due to high costs of handling conflicts and other limitations. However, recent advances have made HPTs compelling. Still, a major issue in HPT designs is their requirement for substantial contiguous physical memory.This paper addresses this problem. To minimize HPTs’ contiguous memory needs, it introduces the Logical to Physical (L2P) Table and the use of Dynamically-Changing Chunk Sizes. These techniques break down the HPT into discontiguous physical-memory chunks. In addition, the paper also introduces two techniques that minimize HPTs’ total memory needs and, indirectly, reduce the memory contiguity requirements. These techniques are In-place Page Table Resizing and Per-way Resizing. We call our complete design Memory-Efficient HPTs (ME-HPTs). Compared to state-of-the-art HPTs, ME-HPTs: (i) reduce the contiguous memory allocation needs by 92% on average, and (ii) improve the performance by 8.9% on average. For the two most demanding workloads, the contiguous memory requirements decrease from 64MB to 1MB. In addition, compared to state-of-the-art radix-tree page tables, ME-HPTs achieve an average speedup of 1.23× (without huge pages) and 1.28× (with huge pages).
Ask about this paper
Your agent reads all of it.
Lune indexed this paper to the last equation, along with the top-tier papers that cite it. Ask a question and the answer quotes them.
Cited by top-tier papers7
- Contiguitas: The Pursuit of Physical Memory Contiguity in DatacentersKaiyang Zhao, Kaiwen Xue, Ziqi Wang, Dan Schatzberg et al.ISCA 2023 · 26 citations
- Victima: Drastically Increasing Address Translation Reach by Leveraging Underutilized Cache ResourcesKonstantinos Kanellopoulos, Hong Chul Nam, Nisa Bostanci, Rahul Bera et al.MICRO 2023 · 16 citations
- Utopia: Fast and Efficient Address Translation via Hybrid Restrictive & Flexible Virtual-to-Physical Address MappingsKonstantinos Kanellopoulos, Rahul Bera, Kosta Stojiljkovic, F. Nisa Bostanci et al.MICRO 2023 · 15 citations
- Virtuoso: Enabling Fast and Accurate Virtual Memory Research via an Imitation-based Operating System Simulation MethodologyKonstantinos Kanellopoulos, Konstantinos Sgouras, F. Nisa Bostanci, Andreas Kosmas Kakolyris et al.ASPLOS 2025 · 8 citations
- Distributed Page Table: Harnessing Physical Memory as an Unbounded Hashed Page TableOsang Kwon, Yongho Lee, Junhyeok Park, Sungbin Jang et al.MICRO 2024 · 7 citations
Builds on5
- Lock-free Concurrent Level Hashing for Persistent MemoryZhangyu Chen, Yu Hua, Bo Ding, Pengfei ZuoUSENIX ATC 2020 · 98 citations
- Elastic Cuckoo Page Tables: Rethinking Virtual Memory Translation for ParallelismDimitrios Skarlatos, Apostolos Kokolis, Tianyin Xu, Josep TorrellasASPLOS 2020 · 55 citations
- Parallel virtualized memory translation with nested elastic cuckoo page tablesJovan Stojkovic, Dimitrios Skarlatos, Apostolos Kokolis, Tianyin Xu et al.ASPLOS 2022 · 15 citations
- Dash: Scalable Hashing on Persistent MemoryBaotong Lu, Xiangpeng Hao, Tianzheng Wang, Eric LoVLDB 2020 · 8 citations
- Hardware-Based Address-Centric Acceleration of Key-Value StoreChencheng Ye, Yuanchao Xu, Xipeng Shen, Xiaofei Liao et al.HPCA 2021 · 6 citations
Related papers
- Mosaic Pages: Big TLB Reach with Small PagesKrishnan Gosakan, Jaehyun Han, William Kuszmaul, Ibrahim N. Mubarek et al.ASPLOS 2023 · 21 citations
- Succinct and Fast Tiny Pointer Hash TablesXilin Tang, Yuqi Mai, William Kuszmaul, Alex ConwayVLDB 2026
- Tailored Page SizesFaruk Guvenilir, Yale N. PattISCA 2020 · 22 citations
- DLHT: A Non-blocking Resizable Hashtable with Fast Deletes and Memory-awarenessAntonios Katsarakis, Vasilis Gavrielatos, Nikos NtarmosHPDC 2024 · 3 citations
- Learning to Walk: Architecting Learned Virtual Memory TranslationKaiyang Zhao, Yuang Chen, Xenia Xu, Dan Schatzberg et al.MICRO 2025 · 2 citations
