DLHT: A Non-blocking Resizable Hashtable with Fast Deletes and Memory-awareness
Antonios Katsarakis, Vasilis Gavrielatos, Nikos Ntarmos
Abstract
This paper presents DLHT, a concurrent in-memory hashtable. Despite efforts to optimize hashtables, that go as far as sacrificing core functionality, state-of-the-art designs still incur multiple memory accesses per request and block request processing in three cases. First, most hashtables block while waiting for data to be retrieved from memory. Second, open-addressing designs, which represent the current state-of-the-art, either cannot free index slots on deletes or must block all requests to do so. Third, index resizes block every request until all objects are copied to the new index. Defying folklore wisdom, DLHT forgoes open-addressing and adopts a fully-featured and memory-aware closed-addressing design based on bounded cache-line-chaining. This design offers (1) lock-free operations and deletes that free slots instantly, (2) completes most requests with a single memory access, (3) utilizes software prefetching to hide memory latencies, and (4) employs a novel non-blocking and parallel resizing. In a commodity server and a memory-resident workload, DLHT surpasses 1.6B requests per second and provides 3.5× (12×) the throughput of the state-of-the-art closed-addressing (open-addressing) resizable hashtable on Gets (Deletes).
Ask about this paper
Your agent reads all of it.
Lune indexed this paper to the last equation, along with the top-tier papers that cite it. Ask a question and the answer quotes them.
Cited by top-tier papers3
- Predictive Translation: High-Performance Buffer Management Without the Trade-OffsMichael Zinsmeister, Lam-Duy Nguyen, Viktor Leis, Thomas NeumannSIGMOD 2026 · 3 citations
- Succinct and Fast Tiny Pointer Hash TablesXilin Tang, Yuqi Mai, William Kuszmaul, Alex ConwayVLDB 2026
- Dandelion: Smaller Clusters, Bigger Speeds - Distributed Transactions RedefinedAntonios Katsarakis, Vasilis Gavrielatos, Chris Jensen, Nikos NtarmosVLDB 2025
Builds on10
- Pond: CXL-Based Memory Pooling Systems for Cloud PlatformsHuaicheng Li, Daniel S. Berger, Lisa Hsu, Daniel Ernst et al.ASPLOS 2023 · 328 citations
- TPP: Transparent Page Placement for CXL-Enabled Tiered-MemoryHasan Al Maruf, Hao Wang, Abhishek Dhanotia, Johannes Weiner et al.ASPLOS 2023 · 255 citations
- Pump Up the Volume: Processing Large Data on GPUs with Fast InterconnectsClemens Lutz, Sebastian Breß, Steffen Zeuch, Tilmann Rabl et al.SIGMOD 2020 · 99 citations
- Lock-free Concurrent Level Hashing for Persistent MemoryZhangyu Chen, Yu Hua, Bo Ding, Pengfei ZuoUSENIX ATC 2020 · 98 citations
- Persistent Memory Hash Indexes: An Experimental EvaluationDaokun Hu, Zhiwen Chen, Jianbing Wu, Jianhua Sun et al.VLDB 2021 · 47 citations
Related papers
- DRAMHiT: A Hash Table Architected for the Speed of DRAMVikram Narayanan, David Detweiler, Tianjiao Huang, Anton BurtsevEuroSys 2023 · 8 citations
- Memory-Efficient Hashed Page TablesJovan Stojkovic, Namrata Mantri, Dimitrios Skarlatos, Tianyin Xu et al.HPCA 2023 · 11 citations
- IcebergHT: High Performance Hash Tables Through Stability and Low AssociativityPrashant Pandey, Michael A. Bender, Alex Conway, Martin Farach-Colton et al.SIGMOD 2023 · 17 citations
- Hardware-Based Address-Centric Acceleration of Key-Value StoreChencheng Ye, Yuanchao Xu, Xipeng Shen, Xiaofei Liao et al.HPCA 2021 · 6 citations
- Optimal Non-oblivious Open AddressingMichael A. Bender, William Kuszmaul, Renfei ZhouSTOC 2025 · 1 citation
