MULTI-CLOCK: Dynamic Tiering for Hybrid Memory Systems
Adnan Maruf, Ashikee Ghosh, Janki Bhimani, Daniel Campello, Andy Rudoff, Raju Rangaswami
Abstract
The rapid growth of in-memory computing powered by dataintensive applications has increased the demand for DRAM in servers. However, a DRAM-based system can be limiting for modern workloads because of its capacity, cost, and power consumption characteristics. Hybrid memory systems, which consist of different types of memory, such as DRAM and persistent memory, can help address many of these limitations. One promising direction that has been explored in the recent literature involves introducing persistent memory devices as a second memory tier that is directly exposed to the CPU. The resulting tiered memory design must address the fundamental challenge of placing the right data in the right memory tier at the right time while minimizing overhead. We present MULTI-CLOCK, an efficient, low-overhead hybrid memory system that relies on a unique page selection technique for tier placement. MULTI-CLOCK's page selection captures both page access recency and frequency, and enables moving pages to appropriate tiers at the right time within hybrid memory systems. We implemented a Linux-based, NUMA-aware version of MULTI-CLOCK that is entirely transparent and backward compatible with any existing application. Our evaluation with diverse real-world applications such as graph processing and key-value stores shows that MULTI-CLOCK can improve the average throughput by as much as 352% when compared with several state-of-the-art techniques for tiered memory.
Ask about this paper
Your agent reads all of it.
Lune indexed this paper to the last equation, along with the top-tier papers that cite it. Ask a question and the answer quotes them.
Your agent calls
Luneget_paper_fulltext
Free to start. No credit card required.
Terminal
Install the CLIlune papers fulltext e5ab7bd7-3539-47cd-95fe-fb37d695efd8Cited by top-tier papers16
- MEMTIS: Efficient Memory Tiering with Dynamic Page Classification and Page Size DeterminationTaehyung Lee, Sumit Kumar Monga, Changwoo Min, Young Ik EomSOSP 2023 · 67 citations
- SIEVE is Simpler than LRU: an Efficient Turn-Key Eviction Algorithm for Web CachesYazhuo Zhang, Juncheng Yang, Yao Yue, Ymir Vigfusson et al.NSDI 2024 · 63 citations
- Nomad: Non-Exclusive Memory Tiering via Transactional Page MigrationLingfeng Xiang, Zhen Lin, Weishu Deng, Hui Lu et al.OSDI 2024 · 59 citations
- FIFO queues are all you need for cache evictionJuncheng Yang, Yazhuo Zhang, Ziyue Qiu, Yao Yue et al.SOSP 2023 · 54 citations
- FlexMem: Adaptive Page Profiling and Migration for Tiered MemoryDong Xu, Junhee Ryu, Kwangsik Shin, Pengfei Su et al.USENIX ATC 2024 · 41 citations
Builds on2
- Exploring the Design Space of Page Management for Multi-Tiered Memory SystemsJonghyeon Kim, Wonkyo Choe, Jeongseob AhnUSENIX ATC 2021 · 108 citations
- Single Machine Graph Analytics on Massive Datasets Using Intel Optane DC Persistent MemoryGurbinder Gill, Roshan Dathathri, Loc Hoang, Ramesh Peri et al.VLDB 2020 · 82 citations
Related papers
- Viper: An Efficient Hybrid PMem-DRAM Key-Value StoreLawrence Benson, Hendrik Makait, Tilmann RablVLDB 2021 · 86 citations
- EEPH: An Efficient Extendible Perfect Hashing for Hybrid PMem-DRAMQi Chen, Hao Hu, Cai Deng, Dingbang Liu et al.ICDE 2023 · 8 citations
- Nap: A Black-Box Approach to NUMA-Aware Persistent Memory IndexesQing Wang, Youyou Lu, Junru Li, Jiwu ShuOSDI 2021 · 46 citations
- P2CACHE: Exploring Tiered Memory for In-Kernel File Systems CachingZhen Lin, Lingfeng Xiang, Jia Rao, Hui LuUSENIX ATC 2023 · 25 citations
- HybridTier: an Adaptive and Lightweight CXL-Memory Tiering SystemKevin Song, Jiacheng Yang, Zixuan Wang, Jishen Zhao et al.ASPLOS 2025 · 14 citations
