Exploring the Design Space of Page Management for Multi-Tiered Memory Systems
Jonghyeon Kim, Wonkyo Choe, Jeongseob Ahn
Abstract
With the arrival of tiered memory systems comprising various types of memory, such as DRAM and SCM, the operating system support for memory management is becoming increasingly important. However, the way that operating systems currently manage pages was designed under the assumption that all the memory has the same capabilities based on DRAM. This oversimplification leads to non-optimal memory usage in tiered memory systems. This study performs an in-depth analysis of page management schemes in the current Linux design extending NUMA to support systems equipped with both DRAM and SCM (Intel's DCPMM). In such multi-tiered memory systems, we find that the critical factor in performance is not only the access locality but also the access tier of memory. When considering both characteristics, there are several alternatives to page placement. However, current operating systems only prioritize access locality. This paper explores the design space of page management schemes, called AutoTiering, to use multi-tiered memory systems effectively. Our evaluation results show that our proposed techniques can significantly improve performance for various workloads, compared to the stock Linux kernel, by unlocking the potential of the multi-tiered memory hierarchy.
Ask about this paper
Your agent reads all of it.
Lune indexed this paper to the last equation, along with the top-tier papers that cite it. Ask a question and the answer quotes them.
Your agent calls
Luneget_paper_fulltext
Free to start. No credit card required.
Terminal
Install the CLIlune papers fulltext 073da154-8193-4fe2-9a37-230e17dd30deCited by top-tier papers29
- Pond: CXL-Based Memory Pooling Systems for Cloud PlatformsHuaicheng Li, Daniel S. Berger, Lisa Hsu, Daniel Ernst et al.ASPLOS 2023 · 328 citations
- TPP: Transparent Page Placement for CXL-Enabled Tiered-MemoryHasan Al Maruf, Hao Wang, Abhishek Dhanotia, Johannes Weiner et al.ASPLOS 2023 · 255 citations
- Demystifying CXL Memory with Genuine CXL-Ready Systems and DevicesYan Sun, Yifan Yuan, Zeduo Yu, Reese Kuper et al.MICRO 2023 · 133 citations
- Managing Memory Tiers with CXL in Virtualized EnvironmentsYuhong Zhong, Daniel S. Berger, Carl A. Waldspurger, Ryan Wee et al.OSDI 2024 · 77 citations
- Towards an Adaptable Systems Architecture for Memory Tiering at Warehouse-ScalePadmapriya Duraisamy, Wei Xu, Scott Hare, Ravi Rajwar et al.ASPLOS 2023 · 74 citations
Builds on1
Related papers
- Nomad: Non-Exclusive Memory Tiering via Transactional Page MigrationLingfeng Xiang, Zhen Lin, Weishu Deng, Hui Lu et al.OSDI 2024 · 59 citations
- MULTI-CLOCK: Dynamic Tiering for Hybrid Memory SystemsAdnan Maruf, Ashikee Ghosh, Janki Bhimani, Daniel Campello et al.HPCA 2022 · 33 citations
- IDT: Intelligent Data Placement for Multi-tiered Main Memory with Reinforcement LearningJuneseo Chang, Wanju Doh, Yaebin Moon, Eojin Lee et al.HPDC 2024 · 9 citations
- TAPMM: A Traffic-Aware Page Mapping Method for Multi-level NUMA SystemsFengkun Dong, Guoqing Xiao, Haotian Wang, Yikun Hu et al.DAC 2024
- Beyond Page Migration: Enhancing Tiered Memory Performance via Integrated Last-Level Cache Management and Page MigrationHwanjun Lee, Minho Kim, Yeji Jung, Seonmu Oh et al.MICRO 2025 · 2 citations
