Printed Microprocessors
Nathaniel Bleier, Muhammad Husnain Mubarik, Farhan Rasheed, Jasmin Aghassi-Hagmann, Mehdi B. Tahoori, Rakesh Kumar
Abstract
Printed electronics holds the promise of meeting the cost and conformality needs of emerging disposable and ultra-low cost margin applications. Recent printed circuits technologies also have low supply voltage and can, therefore, be battery-powered. In this paper, we explore the design space of microprocessors implemented in such printing technologies - these printed microprocessors will be needed for battery-powered applications with requirements of low cost, conformality, and programmability. To enable this design space exploration, we first present the standard cell libraries for EGFET and CNT-TFT printed technologies - to the best of our knowledge, these are the first synthesis and physical design ready standard cell libraries for any low voltage printing technology. We then present an area, power, and delay characterization of several off-the-shelf low gate count microprocessors (Z80, light8080, ZPU, and openMSP430) in EGFET and CNT-TFT technologies. Our characterization shows that several printing applications can be feasibly targeted by battery-powered printed microprocessors. However, our results also show the need to significantly reduce area and power of such printed microprocessors. We perform a design space exploration of printed microprocessor architectures over multiple parameters - datawidths, pipeline depth, etc. We show that the best cores outperform pre-existing cores by at least one order of magnitude in terms of power and area. Finally, we show that printing-specific architectural and low-level optimizations further improve area and power characteristics of low voltage battery-compatible printed microprocessors. Program-specific ISA, for example, improves power, and area by up to 4.18x and 1.93x respectively. Crosspoint-based instruction ROM outperforms a RAM-based design by 5.77x, 16.8x, and 2.42x respectively in terms of power, area, and delay.
Ask about this paper
Ask your agent about it.
Lune has read the top-tier papers around this one, so every answer names the papers it rests on.
Cited by top-tier papers1
Ask how each one uses itRelated papers
- FlexiCores: low footprint, high yield, field reprogrammable flexible microprocessorsNathaniel Bleier, Calvin Lee, Francisco Rodriguez, Antony Sou et al.ISCA 2022 · 16 citations
- æSIP: μArch-Aware ASIP-ISA Co-Design via Program Synthesis, Equality Saturation, and External Don't CaresHaoran Jin, Jirong Yang, Barry Lyu, Ruijie Gao et al.ISCA 2026
- Power-Constrained Printed Neuromorphic Hardware TrainingTara Gheshlaghi, Haibin Zhao, Priyanjana Pal, Michael Hefenbrock et al.DAC 2025
- Optimal Transistor Folding and Placement for Synthesizing Standard Cells of Complementary FET TechnologySuwan Kim, Taewhan KimDAC 2024 · 8 citations
- A Dedicated E-Paper Design System for Mobile Phones: Limitations, Design Process and Implementation InsightsKinga H. Skorupska, Tomasz Omelan, Aleksander Hamerlik, Agata Kopacz et al.CHI 2026 · 1 citation
