FALCON: FPGA Accelerated Real-Time Intelligent Controller for Autonomous Systems
Siwei Ye, Jintao Chen, Yehan Ma, An Zou
Abstract
The growing complexity and stringent real-time demands of autonomous systems, such as self-driving cars and drones, have driven the adoption of intelligent control methods based on deep neural networks (DNNs). While these methods offer improved control performance over traditional modelbased approaches, they also pose significant computational challenges, particularly for resource-constrained platforms. FieldProgrammable Gate Arrays (FPGAs) offer an attractive solution due to their energy efficiency and customizable architecture. In this work, we propose FALCON, an innovative approach for designing real-time intelligent controllers for autonomous systems using FPGA accelerators. Our approach begins with designing DNN-based intelligent controllers with varying levels of complexity and accuracy on the FPGA platform. Then, a performance function is proposed to capture the interplay among controller complexity, computational behavior, physical system characteristics, and overall control performance. Based on this performance function, we develop an algorithm-hardware codesign framework to determine the optimal control complexity, hardware configuration, and resource allocation. Finally, a case study on the co-design of intelligent controllers and FPGAbased overlay processors, together with a hardware-in-the-loop simulator, is conducted to demonstrate the advantages of the proposed methods. Compared to benchmarking controllers on other platforms, FALCON's optimized intelligent controller using FPGA accelerators shows competitive control performance with superior real-time capability and power efficiency. FALCON's optimization reduces the worst-case response time (WCRT) by up to 46.52%, improves the control performance bycompared to the default setup. For performance per power efficiency, FALCON achieves aimprovement compared to the DNN intelligent controller on TX2 and a remarkableimprovement compared to traditional MPC on CPU.
Ask about this paper
Ask your agent about it.
Lune has read the top-tier papers around this one, so every answer names the papers it rests on.
Your agent calls
Lunesearch_papers
Free to start. No credit card required.
Terminal
Install the CLIlune papers get 9596ee81-ab4b-49d3-be66-b67d53c3eae6Related papers
- SCENIC: Capability and Scheduling Co-Design for Intelligent Controller on Heterogeneous PlatformsJintao Chen, An Zou, Yuankai Xu, Yehan MaRTSS 2024 · 3 citations
- Automatic Domain-Specific SoC Design for Autonomous Unmanned Aerial VehiclesSrivatsan Krishnan, Zishen Wan, Kshitij Bhardwaj, Paul N. Whatmough et al.MICRO 2022 · 36 citations
- HDPG: hyperdimensional policy-based reinforcement learning for continuous controlYang Ni, Mariam Issa, Danny Abraham, Mahdi Imani et al.DAC 2022 · 29 citations
- OverGen: Improving FPGA Usability through Domain-specific Overlay GenerationSihao Liu, Jian Weng, Dylan Kupsh, Atefeh Sohrabizadeh et al.MICRO 2022 · 32 citations
- Time-Predictable Acceleration of Deep Neural Networks on FPGA SoC PlatformsFrancesco Restuccia, Alessandro BiondiRTSS 2021 · 27 citations
