CTXNL: A Software-Hardware Co-designed Solution for Efficient CXL-Based Transaction Processing
Zhao Wang, Yiqi Chen, Cong Li, Yijin Guan, Dimin Niu, Tianchan Guan, Zhaoyang Du, Xingda Wei, Guangyu Sun
Abstract
Transaction processing systems are the crux for modern data-center applications, yet current multi-node systems are slow due to network overheads. This paper advocates for Compute Express Link (CXL) as a network alternative, which enables low-latency and cache-coherent shared memory accesses. However, directly adopting standard CXL primitives leads to performance degradation due to the high cost of maintaining cross-node cache coherence. To address the CXL challenges, this paper introduces CTXNL, a software-hardware co-designed system that implements a novel hybrid coherence primitive tailored to the loosely coherent nature of transactional data. The core innovation of CTXNL is empowering transaction system developers with the ability to selectively achieve data coherence. Our evaluations on OLTP workloads demonstrate that CTXNL enhances performance, outperforming current network-based systems and achieves up to 2.08x greater throughput than vanilla CXL memory sharing architectures across universal transaction processing policies.
Ask about this paper
Ask your agent about it.
Lune has read the top-tier papers around this one, so every answer names the papers it rests on.
Your agent calls
Lunesearch_papers
Free to start. No credit card required.
Terminal
Install the CLIlune papers get 9012bc8f-2074-4632-a209-b4f46b836bd7Cited by top-tier papers3
- vCXLGen: Automated Synthesis and Verification of CXL Bridges for Heterogeneous ArchitecturesAnatole Lefort, Julian Pritzi, Nicolò Carpentieri, David Schall et al.ASPLOS 2026 · 2 citations
- Oasis: Pooling PCIe Devices Over CXL to Boost UtilizationYuhong Zhong, Daniel S. Berger, Pantea Zardoshti, Enrique Saurez et al.SOSP 2025 · 2 citations
- Cxlalloc: Safe and Efficient Memory Allocation for a CXL PodNewton Ni, Yan Sun, Zhiting Zhu, Emmett WitchelASPLOS 2026 · 2 citations
Related papers
- Exploring Performance and Cost Optimization with ASIC-Based CXL MemoryYupeng Tang, Ping Zhou, Wenhui Zhang, Henry Hu et al.EuroSys 2024 · 40 citations
- A Programming Model for Disaggregated Memory over CXLGal Assa, Moritz Lumme, Lucas Bürgi, Michal Friedman et al.ASPLOS 2026 · 4 citations
- CXL and the Return of Scale-Up Database EnginesAlberto Lerner, Gustavo AlonsoVLDB 2024 · 34 citations
- Cohet: A CXL-Driven Coherent Heterogeneous Computing Framework with Hardware-Calibrated Full-System SimulationYanjing Wang, Lizhou Wu, Sunfeng Gao, Yibo Tang et al.HPCA 2026 · 1 citation
- CXL-INTERPLAY: Unraveling and Characterizing CXL Interference in Modern Computer SystemsShunyu Mao, Jiajun Luo, Yixin Li, Jiapeng Zhou et al.DAC 2025 · 4 citations
