Finding Reusable Instructions via E-Graph Anti-Unification
Youwei Xiao, Chenyun Yin, Yitian Sun, Yuyang Zou, Yun Liang
Abstract
Domain-specific accelerators provide an increasingly valuable source of performance for diverse applications. Custom instructions that trigger the execution of dedicated hardware units or accelerators for common application functions become key building blocks in modern computing systems, balancing performance and cost effectiveness. RISC-V, the open and extensible instruction set architecture, is increasingly popularizing this trend. However, exploring custom instructions for an application domain remains challenging. Existing automated approaches suffer from poor reusability and limited performance. They can only identify or merge syntactically similar, scalar instruction sequences while missing semantically equivalent patterns.
Ask about this paper
Ask your agent about it.
Lune has read the top-tier papers around this one, so every answer names the papers it rests on.
Your agent calls
Lunesearch_papers
Free to start. No credit card required.
Terminal
Install the CLIlune papers get 8829ada2-05cb-433e-9749-bf4d93f64aabRelated papers
- Longnail: High-Level Synthesis of Portable Custom Instruction Set Extensions for RISC-V Processors from Descriptions in the Open-Source CoreDSL LanguageJulian Oppermann, Brindusa Mihaela Damian-Kosterhon, Florian Meisel, Tammo Mürmann et al.ASPLOS 2024 · 15 citations
- DSAGEN: Synthesizing Programmable Spatial AcceleratorsJian Weng, Sihao Liu, Vidushi Dadu, Zhengrong Wang et al.ISCA 2020 · 140 citations
- SCAIE-V: an open-source SCAlable interface for ISA extensions for RISC-V processorsMihaela Damian, Julian Oppermann, Christoph Spang, Andreas KochDAC 2022 · 18 citations
- ALVEARE: a Domain-Specific Framework for Regular ExpressionsFilippo Carloni, Davide Conficconi, Marco D. SantambrogioDAC 2024 · 4 citations
- APPEND: Rethinking ASIP Synthesis in the Era of AICangyuan Li, Ying Wang, Huawei Li, Yinhe HanDAC 2023 · 5 citations
