Longnail: High-Level Synthesis of Portable Custom Instruction Set Extensions for RISC-V Processors from Descriptions in the Open-Source CoreDSL Language
Julian Oppermann, Brindusa Mihaela Damian-Kosterhon, Florian Meisel, Tammo Mürmann, Eyck Jentzsch, Andreas Koch
2024Year
15Citations
Abstract
In the RISC-V ecosystem, custom instruction set architecture extensions (ISAX) are an energy-efficient and cost-effective way to accelerate modern embedded workloads. However, exploring different combinations of base cores and ISAXes for a specific application requires automation and a level of portability across microarchitectures that is not provided by existing approaches.
Ask about this paper
Ask your agent about it.
Lune has read the top-tier papers around this one, so every answer names the papers it rests on.
Your agent calls
Lunesearch_papers
Free to start. No credit card required.
Terminal
Install the CLIlune papers get 498644a7-b8f9-45de-9a40-3015e69d4ce1Related papers
- SCAIE-V: an open-source SCAlable interface for ISA extensions for RISC-V processorsMihaela Damian, Julian Oppermann, Christoph Spang, Andreas KochDAC 2022 · 18 citations
- Chimera: Transparent and High-Performance ISAX Heterogeneous Computing via Binary RewritingJiatai He, Qinglin Pan, Ruilin Zhao, Ji Qi et al.EuroSys 2026
- Finding Reusable Instructions via E-Graph Anti-UnificationYouwei Xiao, Chenyun Yin, Yitian Sun, Yuyang Zou et al.ASPLOS 2026
- Flexing RISC-V Instruction Subset Processors to Extreme EdgeAlireza Raisiardali, Konstantinos Iordanou, Jedrzej Kufel, Kowshik Gudimetla et al.MICRO 2025 · 6 citations
- Dual-Issue Execution of Mixed Integer and Floating-Point Workloads on Energy-Efficient In-Order RISC-V CoresLuca Colagrande, Luca BeniniDAC 2025 · 2 citations
