NOREBA: a compiler-informed non-speculative out-of-order commit processor
Ali Hajiabadi, Andreas Diavastos, Trevor E. Carlson
Abstract
Modern superscalar processors execute instructions out-of-order, but commit them in program order to provide precise exception handling and safe instruction retirement. However, in-order instruction commit is highly conservative and holds on to critical resources far longer than necessary, severely limiting the reach of general-purpose processors, ultimately reducing performance. Solutions that allow for efficient, early reclamation of these critical resources could seize the opportunity to improve performance. One such solution is out-of-order commit, which has traditionally been challenging due to inefficient, complex hardware used to guarantee safe instruction retirement and provide precise exception handling.
In this work, we present Noreba, a processor for Non-speculative
Out-of-order Retirement via Branch Reconvergence Analysis. In Noreba, we enable non-speculative out-of-order commit and resource reclamation in a light-weight manner, improving performance and efficiency. We accomplish this through a combination of (1) automatic compiler annotation of true branch dependencies, and (2) an efficient re-design of the reorder buffer from traditional processors. By exploiting compiler branch dependency information, this system achieves 95% of the performance of aggressive, speculative solutions, without any additional speculation, and while maintaining energy efficiency.
Ask about this paper
Your agent reads all of it.
Lune indexed this paper to the last equation, along with the top-tier papers that cite it. Ask a question and the answer quotes them.
Your agent calls
Luneget_paper_fulltext
Free to start. No credit card required.
Terminal
Install the CLIlune papers fulltext 6a5b7926-c7d9-48a2-97f1-4d45109caf85Cited by top-tier papers4
- CRISP: critical slice prefetchingHeiner Litz, Grant Ayers, Parthasarathy RanganathanASPLOS 2022 · 33 citations
- Enabling Branch-Mispredict Level Parallelism by Selectively Flushing InstructionsStijn Eyerman, Wim Heirman, Sam Van den Steen, Ibrahim HurMICRO 2021 · 10 citations
- Cassandra: Efficient Enforcement of Sequential Execution for Cryptographic ProgramsAli Hajiabadi, Trevor E. CarlsonISCA 2025 · 2 citations
- Levioso: Efficient Compiler-Informed Secure SpeculationAli Hajiabadi, Archit Agarwal, Andreas Diavastos, Trevor E. CarlsonDAC 2024 · 1 citation
Related papers
- ATR: Out-of-Order Register Release Exploiting Atomic RegionsYinyuan Zhao, Surim Oh, Mingsheng Xu, Heiner LitzMICRO 2025 · 2 citations
- Orinoco: Ordered Issue and Unordered Commit with Non-Collapsible QueuesDibei Chen, Tairan Zhang, Yi Huang, Jianfeng Zhu et al.ISCA 2023 · 1 citation
- Branch Runahead: An Alternative to Branch Prediction for Impossible to Predict BranchesStephen Pruett, Yale N. PattMICRO 2021 · 23 citations
- Speculative Register ReclamationSanyam MehtaHPCA 2023 · 3 citations
- Timely, Efficient, and Accurate Branch PrecomputationAniket Deshmukh, Lingzhe Chester Cai, Yale N. PattMICRO 2024 · 3 citations
