Formalising CXL Cache Coherence
Chengsong Tan, Alastair F. Donaldson, John Wickerson
Abstract
We report our experience formally modelling and verifying CXL.cache, the inter-device cache coherence protocol of the Compute Express Link standard. We have used the Isabelle proof assistant to create a formal model for CXL.cache based on the prose English specification. This led to us identifying and proposing fixes to several problems we identified as unclear, ambiguous or inaccurate, some of which could lead to incoherence if left unfixed. Nearly all our issues and proposed fixes have been confirmed and tentatively accepted by the CXL consortium for adoption, save for one which is still under discussion. To validate the faithfulness of our model we performed scenario verification of essential restrictions such as "Snoop-pushes-GO", and produced a fully mechanised proof of a coherence property of the model. The considerable size of this proof, comprising tens of thousands of lemmas, prompted us to develop new proof automation tools, which we have made available for other Isabelle users working with similarly cumbersome proofs.
Ask about this paper
Your agent reads all of it.
Lune indexed this paper to the last equation, along with the top-tier papers that cite it. Ask a question and the answer quotes them.
Your agent calls
Luneget_paper_fulltext
Free to start. No credit card required.
Terminal
Install the CLIlune papers fulltext 6969f578-9113-4fea-a5a0-759733d42276Cited by top-tier papers3
- vCXLGen: Automated Synthesis and Verification of CXL Bridges for Heterogeneous ArchitecturesAnatole Lefort, Julian Pritzi, Nicolò Carpentieri, David Schall et al.ASPLOS 2026 · 2 citations
- Oasis: Pooling PCIe Devices Over CXL to Boost UtilizationYuhong Zhong, Daniel S. Berger, Pantea Zardoshti, Enrique Saurez et al.SOSP 2025 · 2 citations
- TäKōFormal: Enabling Robust Software for Programmable Memory HierarchiesPranav Srinivasan, Manos Kapritsos, Yatin A. ManerkarISCA 2026
Builds on4
- HeteroGen: Automatic Synthesis of Heterogeneous Cache Coherence ProtocolsNicolai Oswald, Vijay Nagarajan, Daniel J. Sorin, Vasilis Gavrielatos et al.HPCA 2022 · 15 citations
- Compound Memory ModelsAndrés Goens, Soham Chakraborty, Susmit Sarkar, Sukarn Agarwal et al.PLDI 2023 · 11 citations
- Hemiola: A DSL and Verification Tools to Guide Design and Proof of Hierarchical Cache-Coherence ProtocolsJoonwon Choi, Adam Chlipala, ArvindCAV 2022 · 9 citations
- A Programming Model for Disaggregated Memory over CXLGal Assa, Moritz Lumme, Lucas Bürgi, Michal Friedman et al.ASPLOS 2026 · 4 citations
Related papers
- Mechanizing the CMP Abstraction for Parameterized VerificationYongjian Li, Bohua Zhan, Jun PangOOPSLA 2024
- C³: CXL Coherence Controllers for Heterogeneous ArchitecturesAnatole Lefort, David Schall, Nicolò Carpentieri, Julian Pritzi et al.HPCA 2026 · 1 citation
- CXLMC: Model Checking CXL Shared Memory ProgramsSimon Guo, Conan Truong, Brian DemskyASPLOS 2026 · 1 citation
- Xerxes: Extensive Exploration of Scalable Hardware Systems with CXL-Based Simulation FrameworkYuda An, Shushu Yi, Bo Mao, Qiao Li et al.FAST 2026 · 2 citations
- CTXNL: A Software-Hardware Co-designed Solution for Efficient CXL-Based Transaction ProcessingZhao Wang, Yiqi Chen, Cong Li, Yijin Guan et al.ASPLOS 2025 · 9 citations
